OpenXiangShan / HuanCunLinks
Open-source high-performance non-blocking cache
☆90Updated last month
Alternatives and similar repositories for HuanCun
Users that are interested in HuanCun are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆85Updated last year
- Open-source non-blocking L2 cache☆50Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last month
- Modern co-simulation framework for RISC-V CPUs☆159Updated last week
- XiangShan Frontend Develop Environment☆68Updated last month
- chipyard in mill :P☆77Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆104Updated last month
- Chisel RISC-V Vector 1.0 Implementation☆115Updated 3 weeks ago
- Vector Acceleration IP core for RISC-V*☆184Updated 5 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆156Updated last year
- ☆86Updated 4 months ago
- ☆39Updated this week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.☆122Updated 2 weeks ago
- RiscyOO: RISC-V Out-of-Order Processor☆164Updated 5 years ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- Pick your favorite language to verify your chip.☆70Updated last week
- RISC-V Packed SIMD Extension☆152Updated 2 years ago
- Unit tests generator for RVV 1.0☆92Updated last month
- A RISC-V Core (RV32I) written in Chisel HDL☆105Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 5 months ago
- RISC-V Torture Test☆200Updated last year
- The multi-core cluster of a PULP system.☆108Updated 3 weeks ago
- ☆89Updated 2 months ago
- RISC-V architecture concurrency model litmus tests☆89Updated 5 months ago
- ☆33Updated 7 months ago
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- (System)Verilog to Chisel translator☆117Updated 3 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- Chisel Learning Journey☆110Updated 2 years ago