OpenXiangShan / HuanCunLinks
Open-source high-performance non-blocking cache
☆89Updated 2 weeks ago
Alternatives and similar repositories for HuanCun
Users that are interested in HuanCun are comparing it to the libraries listed below
Sorting:
- Open source high performance IEEE-754 floating unit☆84Updated last year
- Open-source non-blocking L2 cache☆49Updated this week
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- XiangShan Frontend Develop Environment☆66Updated last week
- chipyard in mill :P☆78Updated last year
- Chisel RISC-V Vector 1.0 Implementation☆112Updated this week
- Vector Acceleration IP core for RISC-V*☆183Updated 4 months ago
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆184Updated last week
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆102Updated last week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆155Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆58Updated 2 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Unit tests generator for RVV 1.0☆92Updated last week
- ☆39Updated 3 weeks ago
- ☆33Updated 6 months ago
- ☆87Updated 3 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆111Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆232Updated last year
- ☆103Updated this week
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆177Updated 4 months ago
- A RISC-V Core (RV32I) written in Chisel HDL☆104Updated last month
- ☆90Updated last month
- ☆80Updated last year
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- RISC-V architecture concurrency model litmus tests☆89Updated 4 months ago
- ☆67Updated 7 months ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year