Open-source high-performance non-blocking cache
☆96Apr 16, 2026Updated last month
Alternatives and similar repositories for HuanCun
Users that are interested in HuanCun are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source non-blocking L2 cache☆60Updated this week
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- Documentation for XiangShan☆436Updated this week
- ☆17Updated this week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- XiangShan Frontend Develop Environment☆71May 19, 2026Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 6 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆90Apr 21, 2026Updated last month
- ☆13Updated this week
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆328May 20, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆141Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- ☆43May 20, 2026Updated last week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 8 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A fault-injection framework using Chisel and FIRRTL☆37Sep 17, 2025Updated 8 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66May 16, 2026Updated last week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- ☆18Jul 9, 2025Updated 10 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- ☆35Mar 20, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Instruction Set Generator initially contributed by Futurewei☆310Oct 17, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262May 19, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆379Sep 12, 2025Updated 8 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆7,035Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago