OpenXiangShan / HuanCunView external linksLinks
Open-source high-performance non-blocking cache
☆93Dec 3, 2025Updated 2 months ago
Alternatives and similar repositories for HuanCun
Users that are interested in HuanCun are comparing it to the libraries listed below
Sorting:
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- ☆15Feb 5, 2026Updated last week
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 2 years ago
- Documentation for XiangShan☆432Feb 5, 2026Updated last week
- XiangShan Frontend Develop Environment☆68Feb 6, 2026Updated last week
- ☆87Jan 30, 2026Updated 2 weeks ago
- ☆125Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆310Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆12Jan 7, 2026Updated last month
- ☆17Mar 17, 2022Updated 3 years ago
- ☆33Mar 20, 2025Updated 10 months ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 5 years ago
- ☆12Dec 16, 2025Updated last month
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Dec 12, 2025Updated 2 months ago
- A fault-injection framework using Chisel and FIRRTL☆36Sep 17, 2025Updated 4 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- ☆42Feb 3, 2026Updated last week
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Dec 31, 2018Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆163Jan 25, 2024Updated 2 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- ☆30Jun 1, 2023Updated 2 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated last week
- Codes for MO's Trading☆15Mar 20, 2022Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year