Open-source high-performance non-blocking cache
☆98Apr 16, 2026Updated 2 months ago
Alternatives and similar repositories for HuanCun
Users that are interested in HuanCun are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source non-blocking L2 cache☆62Updated this week
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆178Jun 9, 2026Updated last week
- Documentation for XiangShan☆440Jun 9, 2026Updated last week
- ☆17Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- XiangShan Frontend Develop Environment☆72May 29, 2026Updated 2 weeks ago
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 7 months ago
- A soft multimedia/graphics processor prototype in Chisel 3☆11May 3, 2023Updated 3 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- ☆91May 29, 2026Updated 2 weeks ago
- ☆14May 22, 2026Updated 3 weeks ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆14Jun 9, 2026Updated last week
- Super fast RISC-V ISA emulator for XiangShan processor☆333Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆143Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 3 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- ☆43Jun 9, 2026Updated last week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 6 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 9 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A fault-injection framework using Chisel and FIRRTL☆38Sep 17, 2025Updated 8 months ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Jun 2, 2026Updated 2 weeks ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- ☆18Jul 9, 2025Updated 11 months ago
- ☆13Feb 13, 2021Updated 5 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- ☆36Mar 20, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆382Sep 12, 2025Updated 9 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Open-source high-performance RISC-V processor☆7,068Updated this week
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆25Feb 1, 2020Updated 6 years ago