给NEMU移植Linux Kernel!
☆23Jun 1, 2025Updated 11 months ago
Alternatives and similar repositories for ysyx-linux
Users that are interested in ysyx-linux are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- ☆38Jul 22, 2025Updated 10 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆27Mar 8, 2026Updated 2 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- GPGPU-Sim 中文注释版代码，包含 GPGPU-Sim 模拟器的最新版代码，经过中文注释，以帮助中文用户更好地理解和使用该模拟器。☆28Dec 18, 2024Updated last year
- ☆67Aug 5, 2024Updated last year
- ☆21May 26, 2025Updated 11 months ago
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆22Nov 3, 2025Updated 6 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 4 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- A framework for building hardware verification platform using software method☆36Apr 19, 2026Updated last month
- ☆38Jul 28, 2025Updated 9 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆25Dec 8, 2025Updated 5 months ago
- ☆14Oct 30, 2024Updated last year
- This project aims to build an Embedded Linux System, in order to analyze the chip from the power-on execution of the first instruction to…☆432Apr 29, 2026Updated 3 weeks ago
- Learn NVDLA by SOMNIA☆42Dec 13, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- ☆82Oct 29, 2024Updated last year
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Simulator for a superscalar processor with dynamic scheduling and branch prediction☆15Nov 23, 2018Updated 7 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated 5 months ago
- ☆27Mar 19, 2021Updated 5 years ago
- Documentation for XiangShan Design☆49May 7, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Apr 28, 2026Updated 3 weeks ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated last month
- ☆29Jun 19, 2025Updated 11 months ago