☆19Jul 12, 2024Updated last year
Alternatives and similar repositories for CHA
Users that are interested in CHA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- ☆10Oct 15, 2021Updated 4 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆19Mar 4, 2026Updated 2 weeks ago
- ☆20Jun 12, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 6 months ago
- ☆13Feb 6, 2021Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- ☆12May 20, 2021Updated 4 years ago
- ☆19Jan 2, 2026Updated 2 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆31Sep 20, 2019Updated 6 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 6 months ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week
- ☆14Sep 14, 2020Updated 5 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 3 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆18Jul 17, 2016Updated 9 years ago
- ☆15May 24, 2023Updated 2 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- ☆17Nov 19, 2023Updated 2 years ago
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 8 months ago
- A dynamic verification library for Chisel.☆160Nov 9, 2024Updated last year
- ☆33Mar 20, 2025Updated last year