iscas-tis / CHA
☆17Updated 7 months ago
Alternatives and similar repositories for CHA:
Users that are interested in CHA are comparing it to the libraries listed below
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- RISC-V Formal in Chisel☆10Updated 10 months ago
- ☆12Updated 3 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆11Updated 4 years ago
- ☆17Updated 8 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last week
- A Formal Verification Framework for Chisel☆18Updated 10 months ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated last month
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- BTOR2 MLIR project☆23Updated last year
- Random Generator of Btor2 Files☆9Updated last year
- ☆13Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Hardware Model Checker☆32Updated this week
- Code repository for Coppelia tool☆22Updated 4 years ago
- Formal verification tools for Chisel and RISC-V☆12Updated 7 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆14Updated last month
- RTLCheck☆19Updated 6 years ago
- ☆23Updated 4 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆11Updated 8 months ago
- ☆9Updated 9 years ago
- Fuzzing for SpinalHDL☆16Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- ILA Model Database☆22Updated 4 years ago
- CoreIR Symbolic Analyzer☆63Updated 4 years ago