iscas-tis / CHA
☆17Updated 8 months ago
Alternatives and similar repositories for CHA:
Users that are interested in CHA are comparing it to the libraries listed below
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- ☆17Updated 9 months ago
- BTOR2 MLIR project☆25Updated last year
- ☆11Updated 3 years ago
- A Formal Verification Framework for Chisel☆18Updated 11 months ago
- Random Generator of Btor2 Files☆9Updated last year
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆25Updated 2 months ago
- ☆13Updated 4 years ago
- RISC-V Formal in Chisel☆11Updated 11 months ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- ☆12Updated 2 years ago
- Hardware Model Checker☆40Updated this week
- ☆11Updated 4 years ago
- ☆23Updated 4 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆27Updated last month
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- Fast Symbolic Repair of Hardware Design Code☆22Updated 2 months ago
- Integer Multiplier Generator for Verilog☆22Updated last year
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆17Updated 4 months ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆32Updated 3 years ago
- Code repository for Coppelia tool☆22Updated 4 years ago
- ILA Model Database☆22Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago