iscas-tis / CHA
☆14Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for CHA
- A high-performance implementation of the IC3/PDR algorithm in Rust.☆18Updated last week
- ☆16Updated 5 months ago
- ☆12Updated 3 years ago
- ☆11Updated 4 years ago
- ☆11Updated 3 years ago
- A Formal Verification Framework for Chisel☆17Updated 7 months ago
- CoreIR Symbolic Analyzer☆61Updated 4 years ago
- ☆12Updated last year
- Fast Symbolic Repair of Hardware Design Code☆18Updated 6 months ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆14Updated last year
- A generic parser and tool package for the BTOR2 format.☆40Updated 2 months ago
- ☆9Updated 9 years ago
- ☆23Updated 3 years ago
- ILA Model Database☆20Updated 4 years ago
- Code repository for Coppelia tool☆20Updated 4 years ago
- This is a python repo for flattening Verilog☆13Updated last month
- ☆14Updated 3 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆20Updated 2 years ago
- BTOR2 MLIR project☆16Updated 10 months ago
- Methodology that leverages FPV to automatically discover covert channels in hardware that is time-shared between processes. AutoCC operat…☆14Updated last month
- RTLCheck☆17Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆29Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆25Updated last week
- The HW-CBMC and EBMC Model Checkers for Verilog☆61Updated this week
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- ☆12Updated last year
- ☆11Updated 5 months ago