☆18Jul 12, 2024Updated 2 years ago
Alternatives and similar repositories for CHA
Users that are interested in CHA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated 3 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆21Jun 12, 2024Updated 2 years ago
- ☆18Nov 9, 2022Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 2 weeks ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆20Apr 14, 2026Updated 3 months ago
- ☆15Feb 6, 2021Updated 5 years ago
- ☆12May 20, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆20Jan 2, 2026Updated 6 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- A tool for cross-checking Verilog compilers☆15Apr 16, 2025Updated last year
- ☆13Jan 20, 2023Updated 3 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆30Sep 20, 2019Updated 6 years ago
- Pono: A flexible and extensible SMT-based model checker☆128Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆111Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A collection of datapath circuit design and verification benchmarks☆19Jul 9, 2026Updated last week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Equivalence checking with Yosys☆59Updated this week
- Reads a state transition system and performs property checking☆93Sep 12, 2025Updated 10 months ago
- 21st century electronic design automation tools, written in Rust.☆37Updated this week
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- ☆33Nov 2, 2025Updated 8 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆24Feb 11, 2021Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 4 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- ILA Model Database☆24Sep 27, 2020Updated 5 years ago
- Formally proven secure design of the RISC-V core BOOM (Berkeley Out-of-Order Machine) w.r.t. transient execution attacks (e.g., Meltdown …☆15Jan 17, 2025Updated last year
- Code repository for Coppelia tool☆23Nov 12, 2020Updated 5 years ago