Documentation for XiangShan
☆434Apr 13, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆6,970Updated this week
- Open-source high-performance non-blocking cache☆95Apr 1, 2026Updated 2 weeks ago
- XiangShan Frontend Develop Environment☆70Apr 3, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- ☆139Updated this week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- RISC-V SoC designed by students in UCAS☆1,519Jan 14, 2026Updated 3 months ago
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆325Updated this week
- Open-source non-blocking L2 cache☆57Updated this week
- OpenXuantie - OpenC910 Core☆1,426Jun 28, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,125Mar 11, 2026Updated last month
- ☆43Mar 18, 2026Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆886Updated this week
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆207Oct 14, 2024Updated last year
- Scripts for XiangShan☆17Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,209Apr 1, 2026Updated 2 weeks ago
- Digital Design with Chisel☆908Apr 9, 2026Updated last week
- Rocket Chip Generator☆3,739Feb 25, 2026Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Documentation for XiangShan Design☆48Mar 31, 2026Updated 2 weeks ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- ☆66Aug 5, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel: A Modern Hardware Design Language☆4,633Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆3,062Apr 6, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,124Sep 10, 2024Updated last year
- ☆1,961Updated this week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆243Jan 14, 2026Updated 3 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆505Updated this week
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48Apr 3, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Open source high performance IEEE-754 floating unit☆92Feb 26, 2024Updated 2 years ago
- 关于RISC-V你所需要知道的一切☆560Apr 1, 2023Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆673Updated this week
- ☆227Jun 25, 2025Updated 9 months ago
- A template project for beginning new Chisel work☆696Feb 24, 2026Updated last month
- A RISC-V ELF psABI Document☆840Apr 6, 2026Updated last week
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago