Documentation for XiangShan
☆440Jun 9, 2026Updated last week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,068Updated this week
- Open-source high-performance non-blocking cache☆98Apr 16, 2026Updated 2 months ago
- XiangShan Frontend Develop Environment☆72May 29, 2026Updated 2 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆178Jun 9, 2026Updated last week
- ☆143Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V SoC designed by students in UCAS☆1,532Jun 5, 2026Updated last week
- This repo includes XiangShan's function units☆30Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆333Updated this week
- Open-source non-blocking L2 cache☆62Updated this week
- OpenXuantie - OpenC910 Core☆1,442Jun 28, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,181Mar 11, 2026Updated 3 months ago
- ☆43Jun 9, 2026Updated last week
- 一生一芯的信息发布和内容网站☆137Nov 21, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆915Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆215Oct 14, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,285Jun 8, 2026Updated last week
- Scripts for XiangShan☆17Updated this week
- Digital Design with Chisel☆920Apr 30, 2026Updated last month
- Rocket Chip Generator☆3,792Jun 2, 2026Updated last week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- ☆67Aug 5, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel: A Modern Hardware Design Language☆4,680Jun 4, 2026Updated last week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Spike, a RISC-V ISA Simulator☆3,141Jun 9, 2026Updated last week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,137Sep 10, 2024Updated last year
- ☆2,092Updated this week
- Instruction Set Generator initially contributed by Futurewei☆308Oct 17, 2023Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆253May 29, 2026Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆524Jun 8, 2026Updated last week
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- 关于RISC-V你所需要知道的一切☆562Apr 1, 2023Updated 3 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48May 12, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆685May 27, 2026Updated 2 weeks ago
- ☆236Jun 25, 2025Updated 11 months ago
- A template project for beginning new Chisel work☆702Feb 24, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,313Apr 3, 2026Updated 2 months ago
- A RISC-V ELF psABI Document☆848Updated this week