Alternatives and similar repositories for XiangShan-doc:

Users that are interested in XiangShan-doc are comparing it to the libraries listed below

• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆731Updated this week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆572Updated 9 months ago
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,486Updated 7 months ago
• DawnCarol / DawnCarol
  ☆187Updated 3 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,265Updated 10 months ago
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆632Updated this week
• OSCPU / NutShell-doc
  ☆122Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆829Updated last week
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated last year
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,032Updated 7 months ago
• OpenXiangShan / NEMU
  ☆273Updated this week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆422Updated 2 weeks ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆279Updated last year
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,005Updated 3 years ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆557Updated 2 years ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,826Updated last week
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆875Updated last year
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆874Updated 4 years ago
• riscv-non-isa / riscv-arch-test
  ☆558Updated this week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆351Updated 10 months ago
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆724Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆194Updated last month
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆712Updated 2 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆142Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,110Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆155Updated 6 months ago
• RV-BOSC / OpenNoC
  ☆152Updated last week
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆939Updated 2 weeks ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆155Updated last year
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆490Updated 5 months ago