OpenXiangShan / XiangShan-doc

Related projects ⓘ

Alternatives and complementary repositories for XiangShan-doc

• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆631Updated this week
• OSCPU / NutShell-doc
  ☆116Updated 2 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆306Updated last year
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆544Updated 3 months ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,166Updated 4 months ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆143Updated 11 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆115Updated last month
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆542Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆589Updated 5 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆117Updated this week
• OpenXiangShan / NEMU
  ☆236Updated this week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆379Updated this week
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆99Updated 2 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆266Updated last year
• riscv-mcu / e203_hbirdv2
  The Ultra-Low Power RISC-V Core
  ☆1,281Updated last month
• ucb-bar / chisel-tutorial
  chisel tutorial exercises and answers
  ☆696Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆981Updated 2 months ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆771Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆175Updated 2 weeks ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆168Updated 6 years ago
• SI-RISCV / hbird-e-sdk
  Deprecated, please go to https://github.com/riscv-mcu/hbird-sdk/
  ☆110Updated 3 years ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated last year
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆850Updated 2 weeks ago
• XUANTIE-RV / opene902
  OpenXuantie - OpenE902 Core
  ☆137Updated 4 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆125Updated 2 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆232Updated 2 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆276Updated last month
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆102Updated 2 years ago
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆323Updated 4 months ago