Alternatives and similar repositories for XiangShan-doc

Users that are interested in XiangShan-doc are comparing it to the libraries listed below

• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆810Updated 2 weeks ago
• DawnCarol / DawnCarol
  ☆209Updated 6 months ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆295Updated last week
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆595Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆181Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆159Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,331Updated last year
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆559Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆863Updated last week
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆466Updated 2 months ago
• OSCPU / ysyx-workbench
  ☆156Updated this week
• RV-BOSC / OpenNoC
  ☆198Updated 4 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,069Updated last year
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆327Updated 10 months ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 7 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆997Updated 2 months ago
• OpenXiangShan / GEM5
  ☆104Updated last week
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆212Updated 4 months ago
• mollybuild / RISCV-Measurement
  This is a repo for recording and reporting RISCV platform's test and measurement continuously.
  ☆59Updated last year
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆664Updated last month
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆67Updated last month
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆175Updated 4 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last week
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆295Updated 2 years ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 3 years ago
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆31Updated 4 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆135Updated last year
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆371Updated last year