Documentation for XiangShan
☆445Oct 12, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,310Updated this week
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- XiangShan Frontend Develop Environment☆73Updated this week
- Modern co-simulation framework for RISC-V CPUs☆188Updated this week
- ☆163Updated this week
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 3 weeks ago
- This repo includes XiangShan's function units☆35Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- Documentation for XiangShan Design☆52Sep 28, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,479Jun 28, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- ☆45Updated this week
- 一生一芯的信息发布和内容网站☆139Nov 21, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,261Updated this week
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Scripts for XiangShan☆18Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆957Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆220Sep 24, 2026Updated 3 weeks ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,421Updated this week
- Rocket Chip Generator☆3,885Sep 13, 2026Updated last month
- Digital Design with Chisel☆940Oct 5, 2026Updated last week
- ☆85Jun 1, 2022Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆67Aug 5, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,809Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆3,252Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,165Sep 21, 2026Updated 3 weeks ago
- ☆17Oct 8, 2026Updated last week
- The User Guide of XiangShan.☆22Sep 1, 2026Updated last month
- ☆2,315Updated this week
- Instruction Set Generator initially contributed by Futurewei☆319Oct 17, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆551Updated this week
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆50May 12, 2026Updated 5 months ago
- 关于RISC-V你所需要知道的一切☆567Apr 1, 2023Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆264Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆730Sep 14, 2026Updated last month
- ☆254Jun 25, 2025Updated last year