OpenXiangShan / XiangShan-docView external linksLinks
Documentation for XiangShan
☆432Feb 5, 2026Updated last week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below
Sorting:
- Open-source high-performance RISC-V processor☆6,873Updated this week
- Open-source high-performance non-blocking cache☆93Dec 3, 2025Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- XiangShan Frontend Develop Environment☆68Feb 6, 2026Updated last week
- ☆125Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆310Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- ☆42Feb 3, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,072Feb 5, 2026Updated last week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆867Jan 31, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,388Jun 28, 2024Updated last year
- This repo includes XiangShan's function units☆29Updated this week
- Open-source non-blocking L2 cache☆52Feb 3, 2026Updated last week
- Digital Design with Chisel☆895Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,138Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Rocket Chip Generator☆3,677Jan 9, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆197Oct 14, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,109Sep 10, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,567Updated this week
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated last year
- Spike, a RISC-V ISA Simulator☆3,017Feb 4, 2026Updated last week
- ☆1,885Updated this week
- ☆66Aug 5, 2024Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 2 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 5 months ago
- 关于RISC-V你所需要知道的一切☆559Apr 1, 2023Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆487Nov 27, 2025Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆229Jan 14, 2026Updated last month
- ☆367Sep 12, 2025Updated 5 months ago
- IC design and development should be faster，simpler and more reliable☆1,988Dec 31, 2021Updated 4 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last week
- Scripts for XiangShan☆17Feb 5, 2026Updated last week
- ☆220Jun 25, 2025Updated 7 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆656Updated this week
- Pick your favorite language to verify your chip.☆77Jan 30, 2026Updated 2 weeks ago