Alternatives and similar repositories for XiangShan-doc

Users that are interested in XiangShan-doc are comparing it to the libraries listed below

• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆808Updated last week
• OSCPU / NutShell-doc
  ☆123Updated 3 years ago
• DawnCarol / DawnCarol
  ☆206Updated 5 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆591Updated last year
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆291Updated 3 weeks ago
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,326Updated last year
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆180Updated 11 months ago
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆462Updated 2 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆561Updated 2 years ago
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆863Updated 2 weeks ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆210Updated 4 months ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,068Updated last year
• RV-BOSC / OpenNoC
  ☆195Updated 3 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆295Updated last year
• OSCPU / ysyx-workbench
  ☆156Updated last week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆664Updated last week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆157Updated this week
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆369Updated last year
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆719Updated last month
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆137Updated 3 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆313Updated 2 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆259Updated 3 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated 2 weeks ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆180Updated 6 years ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆325Updated 9 months ago
• XUANTIE-RV / riscv-matrix-extension-spec
  A matrix extension proposal for AI applications under RISC-V architecture
  ☆152Updated 7 months ago
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆133Updated last year
• Siudya / Nanhu
  Open-source high-performance RISC-V processor
  ☆30Updated 3 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆306Updated 7 years ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆164Updated last year