Alternatives and similar repositories for XiangShan-doc

Users that are interested in XiangShan-doc are comparing it to the libraries listed below

• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆822Updated 3 weeks ago
• DawnCarol / DawnCarol
  ☆209Updated 7 months ago
• OSCPU / NutShell-doc
  ☆124Updated 3 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆598Updated last year
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆298Updated last week
• XUANTIE-RV / openc910
  OpenXuantie - OpenC910 Core
  ☆1,342Updated last year
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆468Updated 3 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆186Updated last year
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆870Updated last week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆159Updated this week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆670Updated last month
• XUANTIE-RV / openc906
  OpenXuantie - OpenC906 Core
  ☆372Updated last year
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆559Updated 2 years ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆300Updated 2 years ago
• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,080Updated last year
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆179Updated 7 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆214Updated 5 months ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆312Updated 2 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆261Updated 3 years ago
• RV-BOSC / OpenNoC
  ☆204Updated 4 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆138Updated 3 years ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆723Updated 2 months ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆176Updated 4 years ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆1,002Updated 3 months ago
• OSCPU / ysyx-workbench
  ☆156Updated 2 weeks ago
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆330Updated last week
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆169Updated 3 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆76Updated last week
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆68Updated 2 weeks ago
• OpenXiangShan / GEM5
  ☆112Updated this week