Documentation for XiangShan
☆433Mar 3, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below
Sorting:
- Open-source high-performance RISC-V processor☆6,885Updated this week
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 3 weeks ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- XiangShan Frontend Develop Environment☆69Updated this week
- ☆129Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆312Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- ☆42Feb 3, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆875Updated this week
- OpenXuantie - OpenC910 Core☆1,391Jun 28, 2024Updated last year
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 3 weeks ago
- Digital Design with Chisel☆899Feb 26, 2026Updated last week
- Open-source non-blocking L2 cache☆54Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,160Updated this week
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Rocket Chip Generator☆3,705Feb 25, 2026Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,598Feb 28, 2026Updated last week
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- Spike, a RISC-V ISA Simulator☆3,024Feb 26, 2026Updated last week
- ☆1,908Feb 28, 2026Updated last week
- ☆66Aug 5, 2024Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆235Jan 14, 2026Updated last month
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆495Nov 27, 2025Updated 3 months ago
- ☆368Sep 12, 2025Updated 5 months ago
- Instruction Set Generator initially contributed by Futurewei☆306Oct 17, 2023Updated 2 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- 关于RISC-V你所需要知道的一切☆560Apr 1, 2023Updated 2 years ago
- IC design and development should be faster，simpler and more reliable☆1,985Dec 31, 2021Updated 4 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated last month
- Scripts for XiangShan☆17Updated this week
- ☆221Jun 25, 2025Updated 8 months ago
- Functional verification project for the CORE-V family of RISC-V cores.☆659Updated this week
- The Ultra-Low Power RISC-V Core☆1,748Aug 6, 2025Updated 7 months ago