Documentation for XiangShan
☆443Jul 25, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,157Updated this week
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last month
- XiangShan Frontend Develop Environment☆72Updated this week
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- ☆150Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- RISC-V SoC designed by students in UCAS☆1,537Jun 5, 2026Updated last month
- This repo includes XiangShan's function units☆32Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆338Updated this week
- Documentation for XiangShan Design☆49Jul 12, 2026Updated 2 weeks ago
- OpenXuantie - OpenC910 Core☆1,459Jun 28, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆65Updated this week
- ☆43Updated this week
- 一生一芯的信息发布和内容网站☆137Nov 21, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,201Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Scripts for XiangShan☆18Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆932Jul 8, 2026Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,339Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Rocket Chip Generator☆3,824Jun 2, 2026Updated last month
- Digital Design with Chisel☆922Updated this week
- ☆85Jun 1, 2022Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆67Aug 5, 2024Updated last year
- Chisel: A Modern Hardware Design Language☆4,737Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 8 months ago
- Spike, a RISC-V ISA Simulator☆3,180Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,143Sep 10, 2024Updated last year
- ☆17Updated this week
- ☆2,167Updated this week
- The User Guide of XiangShan.☆21Jun 1, 2026Updated last month
- Instruction Set Generator initially contributed by Futurewei☆311Oct 17, 2023Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆531Jun 8, 2026Updated last month
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆49May 12, 2026Updated 2 months ago
- 关于RISC-V你所需要知道的一切☆562Apr 1, 2023Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆260Updated this week
- Functional verification project for the CORE-V family of RISC-V cores.☆703Jul 17, 2026Updated last week
- ☆242Jun 25, 2025Updated last year