Documentation for XiangShan
☆436May 25, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,035Updated this week
- Open-source high-performance non-blocking cache☆96Apr 16, 2026Updated last month
- XiangShan Frontend Develop Environment☆71May 19, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- ☆141Updated this week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- RISC-V SoC designed by students in UCAS☆1,528Updated this week
- This repo includes XiangShan's function units☆30May 1, 2026Updated 3 weeks ago
- Super fast RISC-V ISA emulator for XiangShan processor☆328May 20, 2026Updated last week
- Open-source non-blocking L2 cache☆60Updated this week
- OpenXuantie - OpenC910 Core☆1,437Jun 28, 2024Updated last year
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- ☆43May 20, 2026Updated last week
- 一生一芯的信息发布和内容网站☆135Nov 21, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,262May 19, 2026Updated last week
- Scripts for XiangShan☆17Updated this week
- Digital Design with Chisel☆915Apr 30, 2026Updated 3 weeks ago
- Rocket Chip Generator☆3,773Apr 21, 2026Updated last month
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- Documentation for XiangShan Design☆49May 7, 2026Updated 2 weeks ago
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- ☆67Aug 5, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Chisel: A Modern Hardware Design Language☆4,668Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,135Sep 10, 2024Updated last year
- ☆2,026Updated this week
- Instruction Set Generator initially contributed by Futurewei☆310Oct 17, 2023Updated 2 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆247May 19, 2026Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆523May 6, 2026Updated 3 weeks ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆48May 12, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Open source high performance IEEE-754 floating unit☆94Feb 26, 2024Updated 2 years ago
- 关于RISC-V你所需要知道的一切☆562Apr 1, 2023Updated 3 years ago
- Functional verification project for the CORE-V family of RISC-V cores.☆683Apr 16, 2026Updated last month
- ☆233Jun 25, 2025Updated 11 months ago
- A template project for beginning new Chisel work☆700Feb 24, 2026Updated 3 months ago
- Random instruction generator for RISC-V processor verification☆1,303Apr 3, 2026Updated last month
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last month