Documentation for XiangShan
☆445Sep 17, 2026Updated last week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,275Updated this week
- Open-source high-performance non-blocking cache☆101Jun 17, 2026Updated 3 months ago
- XiangShan Frontend Develop Environment☆73Updated this week
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- ☆160Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V SoC designed by students in UCAS☆1,552Updated this week
- This repo includes XiangShan's function units☆34Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆350Updated this week
- Documentation for XiangShan Design☆52Sep 3, 2026Updated 3 weeks ago
- OpenXuantie - OpenC910 Core☆1,478Jun 28, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆66Sep 16, 2026Updated last week
- ☆45Sep 17, 2026Updated last week
- 一生一芯的信息发布和内容网站☆138Nov 21, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,243Sep 11, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Scripts for XiangShan☆18Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆955Aug 18, 2026Updated last month
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,398Updated this week
- Digital Design with Chisel☆940Updated this week
- Rocket Chip Generator☆3,870Sep 13, 2026Updated last week
- ☆84Jun 1, 2022Updated 4 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- ☆67Aug 5, 2024Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,790Updated this week
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago
- Spike, a RISC-V ISA Simulator☆3,234Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,161Updated this week
- ☆17Updated this week
- The User Guide of XiangShan.☆22Sep 1, 2026Updated 3 weeks ago
- ☆2,272Updated this week
- Instruction Set Generator initially contributed by Futurewei☆316Oct 17, 2023Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆548Updated this week
- Open source high performance IEEE-754 floating unit☆100Feb 26, 2024Updated 2 years ago
- 关于RISC-V你所需要知道的一切☆567Apr 1, 2023Updated 3 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆263Aug 18, 2026Updated last month
- Functional verification project for the CORE-V family of RISC-V cores.☆723Sep 14, 2026Updated last week
- ☆250Jun 25, 2025Updated last year
- Random instruction generator for RISC-V processor verification☆1,357Updated this week