Documentation for XiangShan
☆448Oct 30, 2026Updated this week
Alternatives and similar repositories for XiangShan-doc
Users that are interested in XiangShan-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open-source high-performance RISC-V processor☆7,364Updated this week
- XiangShan Frontend Develop Environment☆74Updated this week
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- This repo includes XiangShan's function units☆35Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- RISC-V SoC designed by students in UCAS☆1,563Oct 27, 2026Updated last week
- ☆169Updated this week
- Scripts for XiangShan☆18Updated this week
- Documentation for XiangShan Design☆54Oct 26, 2026Updated last week
- Open-source non-blocking L2 cache☆65Oct 26, 2026Updated last week
- OpenXuantie - OpenC910 Core☆1,490Jun 28, 2024Updated 2 years ago
- ☆46Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆353Updated this week
- 一生一芯的信息发布和内容网站☆140Nov 21, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆969Oct 26, 2026Updated last week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,276Updated this week
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- ☆86Jun 1, 2022Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆221Sep 24, 2026Updated last month
- Digital Design with Chisel☆943Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,444Updated this week
- 第一届 RISC-V 中国峰会的幻 灯片等资料存放☆39Nov 17, 2022Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 5 years ago
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,171Sep 21, 2026Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆51May 12, 2026Updated 5 months ago
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- ☆68Aug 5, 2024Updated 2 years ago
- 关于RISC-V你所需要知道的一切☆567Apr 1, 2023Updated 3 years ago
- ☆17Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆562Oct 16, 2026Updated 2 weeks ago
- ☆2,377Updated this week
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- Instruction Set Generator initially contributed by Futurewei☆321Oct 17, 2023Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- The User Guide of XiangShan.☆22Oct 20, 2026Updated 2 weeks ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,185Updated this week
- ☆53Jan 9, 2026Updated 9 months ago
- Random instruction generator for RISC-V processor verification☆1,375Oct 28, 2026Updated last week