cyyself / m1-pmu-genLinks
Generate Linux Perf event tables for Apple Silicon
☆16Updated last month
Alternatives and similar repositories for m1-pmu-gen
Users that are interested in m1-pmu-gen are comparing it to the libraries listed below
Sorting:
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last week
- Microarchitecture diagrams of several CPUs☆44Updated last month
- CPU micro benchmarks☆68Updated last month
- Lower chisel memories to SRAM macros☆12Updated last year
- ☆11Updated 9 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 3 months ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆34Updated 10 months ago
- 给NEMU移植Linux Kernel!☆21Updated 6 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆32Updated 3 months ago
- ☆15Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Wrappers for open source FPU hardware implementations.☆35Updated last week
- Unofficial LoongArch Intrinsics Guide☆62Updated 3 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆27Updated 5 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Updated last month
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆19Updated last year
- Nix template for the chisel-based industrial designing flows.☆49Updated 7 months ago
- ☆22Updated last month
- Trying to figure various CPU things out☆90Updated last year
- Lab assignments for the Agile Hardware Design course☆17Updated 2 weeks ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆24Updated last week
- A hand-written recursive decent Verilog parser.☆10Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆23Updated 4 months ago
- Xiangshan deterministic workloads generator☆22Updated 6 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13Updated 4 years ago