cyyself / m1-pmu-genView external linksLinks
Generate Linux Perf event tables for Apple Silicon
☆17Dec 16, 2025Updated 2 months ago
Alternatives and similar repositories for m1-pmu-gen
Users that are interested in m1-pmu-gen are comparing it to the libraries listed below
Sorting:
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- Xiangshan deterministic workloads generator☆24May 14, 2025Updated 9 months ago
- ☆11Dec 23, 2025Updated last month
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Feb 3, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- jyy os enhanced☆13Jul 10, 2025Updated 7 months ago
- eBPF tool to collect BOLT profile☆14Nov 30, 2025Updated 2 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆28Updated this week
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- ☆17Mar 26, 2025Updated 10 months ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Sep 4, 2025Updated 5 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Kernel Extension allows to pin thread on a certain cpu core on Apple Silicon machines☆20Nov 19, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated 3 weeks ago
- ☆19Jul 12, 2024Updated last year
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆25Jan 2, 2025Updated last year
- ☆24Dec 4, 2025Updated 2 months ago
- Unit tests generator for RVV 1.0☆102Nov 11, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 3 months ago
- ☆36Jul 22, 2025Updated 6 months ago
- ☆32Jul 28, 2025Updated 6 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated 11 months ago
- NVidia sass disassembler/inline patcher☆42Updated this week
- Chisel implementation of Neural Processing Unit for System on the Chip☆26Jan 19, 2026Updated 3 weeks ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆33Feb 3, 2026Updated last week
- This repo includes XiangShan's function units☆31Updated this week
- ☆64Dec 4, 2022Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 3 years ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆44Oct 25, 2021Updated 4 years ago
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- ☆78Oct 29, 2024Updated last year
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆33Oct 18, 2025Updated 3 months ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆36Updated this week