cyyself / m1-pmu-genLinks
Generate Linux Perf event tables for Apple Silicon
☆13Updated last year
Alternatives and similar repositories for m1-pmu-gen
Users that are interested in m1-pmu-gen are comparing it to the libraries listed below
Sorting:
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Updated last month
- Microarchitecture diagrams of several CPUs☆43Updated 3 weeks ago
- CPU micro benchmarks☆65Updated last week
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- ☆11Updated 8 months ago
- The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.☆43Updated 4 years ago
- Measures microarchitectural details such as ROB size. Like https://github.com/travisdowns/robsize but without runtime code generation, wh…☆132Updated 4 years ago
- [No longer active] A fork of OpenSBI, with software-emulated hypervisor extension support☆41Updated 2 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Updated 11 months ago
- Paging Debug tool for GDB using python☆13Updated 3 years ago
- ☆15Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- Xiangshan deterministic workloads generator☆22Updated 5 months ago
- Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920☆24Updated 4 months ago
- Unofficial LoongArch Intrinsics Guide☆60Updated 2 months ago
- Trying to figure various CPU things out☆87Updated last year
- My knowledge base☆71Updated last week
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆22Updated last month
- Synthesisable SIMT-style RISC-V GPGPU☆43Updated 3 months ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- Implementing the Precise Runahead (HPCA'20) in gem5☆12Updated 2 years ago
- Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)☆16Updated 5 years ago
- Compile Optimization Guided Binary Translator (using llvm as infrastructure)☆52Updated last year
- Sampled simulation of multi-threaded applications using LoopPoint methodology☆23Updated 3 months ago
- Remote JTAG server for remote debugging☆42Updated last year
- ☆17Updated 3 years ago
- Formal verification tools for Chisel and RISC-V☆13Updated last year
- 给NEMU移植Linux Kernel!☆21Updated 5 months ago