Scripts for XiangShan
☆18Oct 28, 2026Updated this week
Alternatives and similar repositories for env-scripts
Users that are interested in env-scripts are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repo includes XiangShan's function units☆35Oct 19, 2026Updated last week
- XiangShan Frontend Develop Environment☆73Updated this week
- Spike, a RISC-V ISA Simulator☆10Sep 24, 2026Updated last month
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Aug 30, 2016Updated 10 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- 开放验证平台NutShell Cache验证案例☆12Dec 2, 2025Updated 10 months ago
- TCP socket servers for accessing Pico Technology oscilloscopes remotely☆12Oct 3, 2026Updated 3 weeks ago
- Test/demo waveform datasets for libscopehal and glscopeclient☆12Oct 5, 2023Updated 3 years ago
- ☆45Oct 23, 2026Updated last week
- A library to retrieve JEP106 manufacturer strings in Rust.☆12May 7, 2025Updated last year
- Documentation for XiangShan☆448Oct 15, 2026Updated 2 weeks ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆17Aug 30, 2026Updated last month
- ☆12Jan 19, 2022Updated 4 years ago
- ☆10Oct 15, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- End user documentation for libscopehal☆16Sep 26, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- Using Nim to interface with SystemVerilog test benches via DPI-C☆32May 15, 2025Updated last year
- Xiangshan deterministic workloads generator☆29Oct 14, 2026Updated 2 weeks ago
- libsigrok-to-SCPI bridge for use with scopehal. Currently tailored for DSLabs devices.☆20Jul 12, 2023Updated 3 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆28Mar 8, 2026Updated 7 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆51May 12, 2026Updated 5 months ago
- Xilinx DMA IP Drivers☆29Sep 25, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- learn llvm from scratch☆14Apr 29, 2023Updated 3 years ago
- Testbenches for HDL projects☆23Updated this week
- This is for uvm_tb_gen☆61Feb 13, 2025Updated last year
- ☆13Feb 13, 2021Updated 5 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- xspcomm encapsulates the DPI-based digital circuit and provides various high-level language operation interfaces.☆10Updated this week
- Software update mixer and related tools☆29Aug 7, 2025Updated last year
- An open source Arduino library for DSLogic wireless module☆27Jul 19, 2014Updated 12 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Axiom Alpha prototype hardware source files (electronic schematics, documentation, PCB layouts, etc.)☆22Jun 10, 2014Updated 12 years ago
- Just A Really Very Impressive Systemverilog UVM Kit☆18Dec 17, 2020Updated 5 years ago
- impulse is an event and waveform visualization and analysis workbench (simulation, traces, logs) which helps engineers to comfortably und…☆31Sep 25, 2026Updated last month
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆84Jan 2, 2021Updated 5 years ago
- ☆51May 11, 2022Updated 4 years ago
- The source code that empowers OpenROAD Cloud☆15Jun 29, 2020Updated 6 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆69Oct 21, 2026Updated last week