OpenXiangShan / XS-Verilog-LibraryLinks
☆44Updated 3 years ago
Alternatives and similar repositories for XS-Verilog-Library
Users that are interested in XS-Verilog-Library are comparing it to the libraries listed below
Sorting:
- ☆198Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- HYF's high quality verilog codes☆15Updated 10 months ago
- Collect some IC textbooks for learning.☆167Updated 3 years ago
- ☆56Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- AXI总线连接器☆104Updated 5 years ago
- ☆88Updated 3 weeks ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- ☆69Updated 9 years ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- Some useful documents of Synopsys☆88Updated 3 years ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆106Updated last year
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A verilog implementation for Network-on-Chip☆77Updated 7 years ago
- ☆64Updated 3 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆37Updated 6 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆92Updated 6 years ago
- ☆83Updated 6 months ago