OpenXiangShan / XS-Verilog-LibraryLinks
☆42Updated 3 years ago
Alternatives and similar repositories for XS-Verilog-Library
Users that are interested in XS-Verilog-Library are comparing it to the libraries listed below
Sorting:
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- Some useful documents of Synopsys☆72Updated 3 years ago
- ☆86Updated last month
- ☆158Updated last month
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- AXI DMA 32 / 64 bits☆114Updated 10 years ago
- Collect some IC textbooks for learning.☆138Updated 2 years ago
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- AXI总线连接器☆97Updated 5 years ago
- HYF's high quality verilog codes☆13Updated 5 months ago
- Open IP in Hardware Description Language.☆23Updated last year
- ☆49Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- some knowleage about SystemC/TLM etc.☆24Updated last year
- ☆33Updated 6 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆100Updated last year
- ☆64Updated 2 years ago
- ☆64Updated 9 years ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- AXI协议规范中文翻译版☆150Updated 2 years ago
- Advanced Architecture Labs with CVA6☆61Updated last year
- 3×3脉动阵列乘法器☆45Updated 5 years ago
- FFT generator using Chisel☆59Updated 3 years ago
- Mirror of william_william/uvm-mcdf on Gitee☆23Updated 2 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week