pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆36Updated last year
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆17Updated 10 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆35Updated last week
- A Hardware Pipeline Description Language☆49Updated 6 months ago
- ☆52Updated last year
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Updated 7 months ago
- ☆19Updated last year
- ☆18Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆30Updated 5 months ago
- ☆24Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆31Updated this week
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆25Updated 2 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆29Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆18Updated 8 months ago
- A Rocket-based RISC-V superscalar in-order core☆38Updated 3 months ago
- FPGA synthesis tool powered by program synthesis☆54Updated last month
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- Lower chisel memories to SRAM macros☆13Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆42Updated last week
- DASS HLS Compiler☆29Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆37Updated 2 months ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago