pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆26Updated 4 months ago
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆14Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆41Updated 4 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆29Updated 2 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 3 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆24Updated 4 years ago
- ☆19Updated 10 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆33Updated 2 months ago
- ☆14Updated 2 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- DASS HLS Compiler☆29Updated last year
- Polyhedral High-Level Synthesis in MLIR☆31Updated 2 years ago
- A Hardware Pipeline Description Language☆44Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 5 months ago
- Intel Compiler for SystemC☆23Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 6 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Open-source RTL logic simulator with CUDA acceleration☆18Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆35Updated 4 years ago