pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆29Updated 8 months ago
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆17Updated 6 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 10 months ago
- ☆46Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated last month
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 3 years ago
- A Hardware Pipeline Description Language☆46Updated 2 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- A Rocket-based RISC-V superscalar in-order core☆35Updated 5 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆49Updated this week
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- ☆18Updated this week
- ☆17Updated 3 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆44Updated 5 months ago
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆39Updated 3 months ago
- ☆35Updated 6 months ago
- ☆24Updated 4 years ago
- ☆19Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆43Updated 9 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year