pku-liang / Cement
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆27Updated 3 months ago
Alternatives and similar repositories for Cement:
Users that are interested in Cement are comparing it to the libraries listed below
- ☆40Updated 3 months ago
- ☆14Updated 3 weeks ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆19Updated last year
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 2 months ago
- ☆24Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆20Updated 9 months ago
- ☆18Updated 2 months ago
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆15Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆24Updated last month
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆13Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- ☆18Updated 9 months ago
- Papers, Posters, Presentations, Documentation...☆18Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- ☆33Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆16Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆26Updated 7 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆13Updated 3 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago