pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆28Updated 5 months ago
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆41Updated 5 months ago
- ☆14Updated 2 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆28Updated 4 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last week
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆22Updated this week
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- An Open-Source SCAlable Interface for ISA Extensionsfor RISC-V Processors. New Version:☆16Updated last year
- ☆16Updated this week
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆12Updated 3 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Intel Compiler for SystemC☆23Updated 2 years ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week
- DASS HLS Compiler☆29Updated last year
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A Hardware Pipeline Description Language☆45Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- ☆24Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆18Updated last week