pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆29Updated 6 months ago
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆44Updated 6 months ago
- ☆17Updated 4 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- ☆17Updated last month
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 7 months ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆14Updated 3 years ago
- ☆24Updated 4 years ago
- GL0AM GPU Accelerated Gate Level Logic Simulator☆22Updated last month
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated last month
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 3 years ago
- DASS HLS Compiler☆29Updated last year
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆30Updated 5 months ago
- A unified simulation platform that combines hardware and software, enabling pre-silicon, full-stack, closed-loop evaluation of your robot…☆43Updated 3 months ago
- A Hardware Pipeline Description Language☆45Updated 3 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated last year
- ☆16Updated last week
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated 2 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆18Updated 8 months ago
- ☆19Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆33Updated 4 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆36Updated last month
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- ☆16Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago