pku-liang / CementLinks
The Next-gen Language & Compiler Powering Efficient Hardware Design
☆30Updated 9 months ago
Alternatives and similar repositories for Cement
Users that are interested in Cement are comparing it to the libraries listed below
Sorting:
- ☆17Updated 7 months ago
- ☆47Updated 9 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆19Updated 11 months ago
- Asynchronous semantics for architectural simulation and synthesis.☆53Updated this week
- A Hardware Pipeline Description Language☆48Updated 3 months ago
- ☆19Updated last year
- Papers, Posters, Presentations, Documentation...☆19Updated last year
- ☆17Updated 4 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆23Updated last year
- GL0AM GPU Accelerated Gate Level Logic Simulator☆27Updated 2 months ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Updated 4 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- ☆24Updated 4 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆16Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- NOCulator is a network-on-chip simulator providing cycle-accurate performance models for a wide variety of networks (mesh, torus, ring, h…☆27Updated 2 years ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆22Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago