OpenXiangShan / UtilityLinks
☆15Updated 2 weeks ago
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below
Sorting:
- Open-source non-blocking L2 cache☆50Updated this week
- A Rocket-based RISC-V superscalar in-order core☆35Updated 2 weeks ago
- This repo includes XiangShan's function units☆27Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆22Updated 9 months ago
- A Heterogeneous GPU Platform for Chipyard SoC☆34Updated this week
- Open source high performance IEEE-754 floating unit☆85Updated last year
- Chisel Cheatsheet☆34Updated 2 years ago
- chipyard in mill :P☆77Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆55Updated this week
- Open-source high-performance non-blocking cache☆90Updated last month
- Chisel3 AXI4-{Lite, Full, Stream} Definitions☆15Updated 6 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- For contributions of Chisel IP to the chisel community.☆66Updated 11 months ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆30Updated 9 months ago
- Minimal RISC-V Chisel design strictly reflecting the ISA document for verification.☆14Updated 4 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- ☆41Updated 4 months ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Wrapper for ETH Ariane Core☆21Updated last month
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- ☆80Updated last week
- The specification for the FIRRTL language☆62Updated this week
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆31Updated 2 months ago
- Simple UVM environment for experimenting with Verilator.☆27Updated last month
- ☆33Updated 7 months ago
- ☆21Updated 7 months ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago