☆17Jun 13, 2026Updated 2 weeks ago
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- Open-source non-blocking L2 cache☆63Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last week
- Documentation for XiangShan Design☆50May 7, 2026Updated last month
- Open source high performance IEEE-754 floating unit☆96Feb 26, 2024Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- ☆45Dec 5, 2025Updated 6 months ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 9 months ago
- ☆14May 22, 2026Updated last month
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆73Updated this week
- ☆14Dec 15, 2022Updated 3 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Jun 6, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- This repo includes XiangShan's function units☆31Updated this week
- Modern co-simulation framework for RISC-V CPUs☆181Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆233Jun 20, 2026Updated last week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated last year
- ☆25Aug 11, 2024Updated last year
- RISC-V Matrix Specification☆26Dec 2, 2024Updated last year
- XiangShan Frontend Develop Environment☆72Jun 19, 2026Updated last week
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- ☆14Nov 5, 2024Updated last year
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated 3 months ago
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 3 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- ☆10Dec 28, 2020Updated 5 years ago
- An RTL generator for a last-level shared inclusive TileLink cache controller☆25Jan 17, 2025Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆102Oct 17, 2025Updated 8 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Wrapper for ETH Ariane Core☆21Sep 2, 2025Updated 9 months ago
- A Formal Verification Framework for Chisel☆20Apr 9, 2024Updated 2 years ago
- ☆144Jun 23, 2026Updated last week
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆133Jul 11, 2025Updated 11 months ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆71Feb 2, 2026Updated 4 months ago
- Cross-Domain DPA Attack on SAML11☆17Jul 14, 2019Updated 6 years ago