☆17Jul 18, 2026Updated this week
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Updated this week
- Open-source non-blocking L2 cache☆65Updated this week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆75Updated this week
- Open-source high-performance non-blocking cache☆99Jun 17, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- This repo includes XiangShan's function units☆32Updated this week
- ☆12Jan 19, 2022Updated 4 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆61Jun 22, 2026Updated 3 weeks ago
- Implementation of Pythia: A Customizable Hardware Prefetching Framework Using Online Reinforcement Learning in Chisel HDL. To know more, …☆17Oct 9, 2021Updated 4 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆45Dec 5, 2025Updated 7 months ago
- Nix template for the chisel-based industrial designing flows.☆58Apr 23, 2025Updated last year
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 10 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆16Updated this week
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated 6 months ago
- XiangShan Frontend Develop Environment☆72Updated this week
- Generate Linux Perf event tables for Apple Silicon☆18Dec 16, 2025Updated 7 months ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆14Dec 15, 2022Updated 3 years ago
- Documentation for XiangShan Design☆50Jul 12, 2026Updated last week
- ☆14Jun 6, 2022Updated 4 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 8 months ago
- ☆149Updated this week
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆236Updated this week
- eBPF tool to collect BOLT profile☆14Apr 9, 2026Updated 3 months ago
- ☆17Feb 25, 2026Updated 4 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Advanced fold methods for Kotlin☆13Jul 2, 2026Updated 2 weeks ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆35Aug 9, 2024Updated last year
- ☆13Updated this week
- ☆25Aug 11, 2024Updated last year
- Craft your EDA toolchain with GRH IR☆19Updated this week