☆15Updated this week
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below
Sorting:
- Open-source non-blocking L2 cache☆54Feb 12, 2026Updated 2 weeks ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- ☆12Dec 16, 2025Updated 2 months ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- Open source high performance IEEE-754 floating unit☆90Feb 26, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated 2 weeks ago
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- ☆12Jan 19, 2022Updated 4 years ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 5 months ago
- ☆13Jun 6, 2022Updated 3 years ago
- ☆15Dec 15, 2022Updated 3 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated 3 weeks ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- ☆42Dec 5, 2025Updated 2 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆203Feb 18, 2026Updated last week
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- ☆22Aug 11, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 22, 2026Updated last week
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- ☆27Aug 2, 2021Updated 4 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- ☆126Feb 12, 2026Updated 2 weeks ago
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆31May 2, 2025Updated 9 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 7 months ago
- XiangShan Frontend Develop Environment☆68Updated this week
- A set of tools that make working with the Scala ecosystem even better.☆12Updated this week
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 3 months ago
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆94Oct 17, 2025Updated 4 months ago
- ☆71Feb 2, 2026Updated last month
- ☆10Nov 13, 2025Updated 3 months ago
- ICD - Interface Control Document Management☆13Sep 7, 2025Updated 5 months ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- RISC-V Formal Verification Framework☆178Jan 19, 2026Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Jul 25, 2024Updated last year