☆16Mar 19, 2026Updated this week
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below
Sorting:
- Open-source non-blocking L2 cache☆55Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- ☆12Jan 19, 2022Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- Documentation for XiangShan Design☆42Updated this week
- Open source high performance IEEE-754 floating unit☆91Feb 26, 2024Updated 2 years ago
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated last year
- ☆44Dec 5, 2025Updated 3 months ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆15Sep 7, 2025Updated 6 months ago
- ☆12Mar 12, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- ☆14Dec 15, 2022Updated 3 years ago
- ☆14Jun 6, 2022Updated 3 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Like VexRiscv, but, Harder, Better, Faster, Stronger☆206Updated this week
- This repo includes XiangShan's function units☆30Feb 14, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- ☆24Aug 11, 2024Updated last year
- RISC-V Matrix Specification☆23Dec 2, 2024Updated last year
- XiangShan Frontend Develop Environment☆69Mar 3, 2026Updated 2 weeks ago
- ☆13Nov 5, 2024Updated last year
- An RTL generator for a last-level shared inclusive TileLink cache controller☆24Jan 17, 2025Updated last year
- A python REPL and Editor and console based on Qt.☆14Mar 14, 2026Updated last week
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- ARINC653 Multi-Partition Operating System Based On RISC-V, capable of running on SiFive HiFive Unmatched.☆28Jun 25, 2023Updated 2 years ago
- ☆10Dec 28, 2020Updated 5 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆95Oct 17, 2025Updated 5 months ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- ☆129Updated this week
- A Formal Verification Framework for Chisel☆19Apr 9, 2024Updated last year
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆128Jul 11, 2025Updated 8 months ago
- ☆71Feb 2, 2026Updated last month
- BUAA OS Lab "MOS" Open Source Repository | 北航操作系统课程 MOS 内核实验开源代码仓库☆50May 2, 2025Updated 10 months ago