☆17Jul 21, 2026Updated 2 weeks ago
Alternatives and similar repositories for Utility
Users that are interested in Utility are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Jul 18, 2026Updated 3 weeks ago
- Open-source non-blocking L2 cache☆65Aug 3, 2026Updated last week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- Open-source high-performance non-blocking cache☆100Jun 17, 2026Updated last month
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆39Jan 16, 2025Updated last year
- Open source high performance IEEE-754 floating unit☆99Feb 26, 2024Updated 2 years ago
- This repo includes XiangShan's function units☆32Updated this week
- ☆12Jan 19, 2022Updated 4 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- A Heterogeneous GPU Platform for AI and Neural Graphics☆65Jun 22, 2026Updated last month
- Lower chisel memories to SRAM macros☆13Mar 25, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆45Dec 5, 2025Updated 8 months ago
- This repository is for students to go through the Learning Journey for CHISEL and Funcitonal Programming with SCALA also perform tasks re…☆16Sep 7, 2025Updated 11 months ago
- The Unified TileLink Memory Subsystem Tester for XiangShan☆15Jul 25, 2026Updated 2 weeks ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- XiangShan Frontend Develop Environment☆72Updated this week
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆14Dec 15, 2022Updated 3 years ago
- Documentation for XiangShan Design☆49Jul 12, 2026Updated 3 weeks ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 6 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆14Jun 6, 2022Updated 4 years ago
- ☆20Dec 29, 2014Updated 11 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Lab assignments for the Agile Hardware Design course☆19Nov 14, 2025Updated 8 months ago
- eBPF tool to collect BOLT profile☆15Apr 9, 2026Updated 4 months ago
- ☆18Feb 25, 2026Updated 5 months ago
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 4 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆34Aug 9, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Advanced fold methods for Kotlin☆13Aug 1, 2026Updated last week
- ☆14Updated this week
- ☆26Aug 11, 2024Updated last year
- Craft your EDA toolchain with GRH IR☆19Aug 3, 2026Updated last week
- RISCV C and Triton AI-Benchmark☆26Jan 28, 2026Updated 6 months ago
- The MATLAB Tensor Core: a set of models of tensor cores written in MATLAB☆19Updated this week
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated last month