☆95Apr 14, 2026Updated last month
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Nov 25, 2023Updated 2 years ago
- NJU Virtual Board☆311Mar 24, 2026Updated last month
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆78Apr 23, 2023Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆213Oct 14, 2024Updated last year
- ☆67Aug 5, 2024Updated last year
- ☆171Updated this week
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- RISC-V SoC designed by students in UCAS☆1,527Apr 28, 2026Updated 3 weeks ago
- ☆14Jul 23, 2025Updated 9 months ago
- ☆11Dec 23, 2025Updated 4 months ago
- ☆21Aug 23, 2021Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆175Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- ☆71May 11, 2026Updated last week
- gem5 FS模式实验手册☆46Mar 8, 2023Updated 3 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆637Aug 13, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated last month
- 一生一芯的信息发布和内容网站☆135Nov 21, 2023Updated 2 years ago
- Nix template for the chisel-based industrial designing flows.☆57Apr 23, 2025Updated last year
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆66Sep 23, 2022Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- AXI Interconnect☆56Aug 20, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- ☆96Nov 12, 2025Updated 6 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- ☆141Updated this week
- Formal verification tools for Chisel and RISC-V☆14Mar 29, 2026Updated last month
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆14Apr 28, 2026Updated 3 weeks ago