☆93Sep 30, 2025Updated 5 months ago
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below
Sorting:
- ☆22Nov 25, 2023Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- ☆67Updated this week
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- Super fast RISC-V ISA emulator for XiangShan processor☆311Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- ☆165Feb 22, 2026Updated last week
- gem5 FS模式实验手册☆44Mar 8, 2023Updated 2 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆11Dec 23, 2025Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 10 months ago
- ☆21Aug 23, 2021Updated 4 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- ☆126Feb 12, 2026Updated 2 weeks ago
- ☆22Nov 3, 2025Updated 3 months ago
- ☆72Apr 23, 2023Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,508Jan 14, 2026Updated last month
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- ☆14Jul 23, 2025Updated 7 months ago
- Dump Apple PMU counter definitions from `/usr/share/kpep` in macOS☆16Jan 8, 2026Updated last month
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year