Alternatives and similar repositories for ysyxSoC:

Users that are interested in ysyxSoC are comparing it to the libraries listed below

• ysyx-ta / ysyx-summer-readings
  ☆61Updated 6 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated 8 months ago
• wataru030-XIAOHEI / My-RISCV64-CORE-writing
  一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .
  ☆25Updated 2 years ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• OSCPU / yosys-sta
  ☆53Updated last month
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆47Updated 2 years ago
• Yawei-Ding / ysyx_riscv64_cpu
  ☆57Updated last year
• OSCPU / ysyx-exam
  ☆20Updated last year
• RV-BOSC / OpenNoC
  ☆114Updated this week
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆28Updated 10 months ago
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆137Updated 4 months ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆138Updated 2 years ago
• github-3rr0r / RV32ISC
  A RISC-V RV32I ISA Single Cycle CPU
  ☆22Updated last year
• OpenXiangShan / XS-Verilog-Library
  ☆38Updated 2 years ago
• OSCPU / chisel-playground
  ☆59Updated last week
• OpenXiangShan / GEM5
  ☆74Updated this week
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆55Updated 3 years ago
• devindang / openip-hdl
  Open IP in Hardware Description Language.
  ☆18Updated last year
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆88Updated 8 months ago
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆132Updated this week
• xiaoerlang0359 / E203plus
  upgrade to e203 (a risc-v core)
  ☆40Updated 4 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆37Updated last month
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆131Updated 2 months ago
• lizhirui / DreamCoreV2
  ☆21Updated last year
• lizhirui / AXI-SDCard-High-Speed-Controller
  A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)
  ☆113Updated 2 years ago
• TYOD-SOC / RISCV-Accelerator
  ☆36Updated 6 years ago
• OSCPU / ysyx-workbench
  ☆131Updated 5 months ago
• leesum1 / ysyx
  一生一芯项目
  ☆11Updated last year
• THU-DSP-LAB / ventus-gpgpu-verilog
  GPGPU supporting RISCV-V, developed with verilog HDL
  ☆83Updated 6 months ago
• MrAMS / verilogModuleAddPrefix
  verilog module add prefix script 可用于ysyx项目添加学号
  ☆13Updated 11 months ago