OSCPU / ysyxSoCLinks
☆86Updated 3 months ago
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below
Sorting:
- ☆74Updated 3 months ago
- ☆66Updated 11 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆68Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- ☆64Updated 2 years ago
- ☆67Updated 5 months ago
- AXI协议规范中文翻译版☆159Updated 3 years ago
- ☆176Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆205Updated last month
- Collect some IC textbooks for learning.☆150Updated 2 years ago
- ☆43Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆29Updated 3 years ago
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- CPU Design Based on RISCV ISA☆118Updated last year
- ☆18Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Documentation for XiangShan Design☆29Updated 2 weeks ago
- ☆93Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- A RISC-V RV32I ISA Single Cycle CPU☆24Updated 2 months ago
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆104Updated 5 months ago
- Classic Booth Code, Wallace Tree, and SquareRoot Carry Select Adder☆117Updated 12 years ago
- ☆24Updated last week
- 一生一芯的信息发布和内容网站☆132Updated last year