OSCPU / ysyxSoCLinks
☆86Updated last month
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below
Sorting:
- ☆64Updated last month
- ☆66Updated 9 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆64Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆28Updated 2 years ago
- ☆67Updated 3 months ago
- ☆158Updated last month
- ☆42Updated 3 years ago
- ☆66Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆23Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- AXI协议规范中文翻译版☆150Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆59Updated 3 years ago
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 2 weeks ago
- ☆86Updated this week
- upgrade to e203 (a risc-v core)☆44Updated 4 years ago
- CPU Design Based on RISCV ISA☆110Updated 11 months ago
- 关于移植模型至gemmini的文档☆27Updated 3 years ago
- Pick your favorite language to verify your chip.☆49Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated last month
- Collect some IC textbooks for learning.☆138Updated 2 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆101Updated 3 months ago
- ☆21Updated last year
- A 16-bit by 16-bit signed binary multiplier based on the Radix-4 Booth algorithm and Wallace Tree reduction☆48Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- Vector processor for RISC-V vector ISA☆119Updated 4 years ago
- Open IP in Hardware Description Language.☆23Updated last year
- Modern co-simulation framework for RISC-V CPUs☆145Updated last week
- ☆21Updated 2 months ago