OSCPU / ysyxSoCLinks
☆87Updated 3 weeks ago
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below
Sorting:
- ☆83Updated 6 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆64Updated 3 years ago
- ☆67Updated last year
- ☆67Updated 8 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆70Updated 2 years ago
- Collect some IC textbooks for learning.☆167Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- ☆198Updated 3 months ago
- AXI协议规范中文翻译版☆164Updated 3 years ago
- Pick your favorite language to verify your chip.☆70Updated last week
- ☆44Updated 3 years ago
- CPU Design Based on RISCV ISA☆122Updated last year
- ☆104Updated last week
- Modern co-simulation framework for RISC-V CPUs☆158Updated last week
- ☆18Updated 2 years ago
- ☆30Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆32Updated 3 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆116Updated 8 months ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 5 months ago
- Documentation for XiangShan Design☆35Updated last week
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s)☆124Updated 3 years ago