OSCPU / ysyxSoCLinks
☆86Updated last week
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below
Sorting:
- ☆78Updated 4 months ago
- ☆66Updated last year
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆70Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- ☆67Updated 6 months ago
- ☆64Updated 2 years ago
- ☆184Updated last month
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- AXI协议规范中文翻译版☆160Updated 3 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 4 months ago
- ☆42Updated 3 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆25Updated 3 months ago
- CPU Design Based on RISCV ISA☆120Updated last year
- Collect some IC textbooks for learning.☆155Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- GPGPU supporting RISCV-V, developed with verilog HDL☆108Updated 6 months ago
- ☆97Updated this week
- Pick your favorite language to verify your chip.☆64Updated last week
- ☆18Updated 2 years ago
- ☆25Updated 3 weeks ago
- upgrade to e203 (a risc-v core)☆44Updated 5 years ago
- Documentation for XiangShan Design☆30Updated last month
- XiangShan Frontend Develop Environment☆64Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- ☆155Updated 3 weeks ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆20Updated 7 years ago