☆100Oct 23, 2026Updated last week
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Nov 25, 2023Updated 2 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- NJU Virtual Board☆342Oct 12, 2026Updated 2 weeks ago
- ☆15Jul 28, 2026Updated 3 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆219Sep 24, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- only display GPU☆10Mar 6, 2025Updated last year
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- ☆90Oct 23, 2026Updated last week
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- ☆68Aug 5, 2024Updated 2 years ago
- ☆79Apr 23, 2023Updated 3 years ago
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆182Oct 14, 2026Updated 2 weeks ago
- 一生一芯的信息发布和内容网站☆140Nov 21, 2023Updated 2 years ago
- A real-time image acquisition system based on autonomous SDRAM, using automatic read-write FIFO and VGA drivers☆11Feb 7, 2023Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆681Aug 13, 2024Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 6 months ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- ☆17Jul 23, 2025Updated last year
- ☆98Nov 12, 2025Updated 11 months ago
- ☆21Aug 23, 2021Updated 5 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆68Sep 23, 2022Updated 4 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 7 months ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- ☆73Oct 23, 2026Updated last week
- AXI协议规范中文翻译版☆197Jul 5, 2022Updated 4 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago