☆99Oct 5, 2026Updated this week
Alternatives and similar repositories for ysyxSoC
Users that are interested in ysyxSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆22Nov 25, 2023Updated 2 years ago
- ☆15Jul 28, 2026Updated 2 months ago
- NJU Virtual Board☆337Aug 20, 2026Updated last month
- 我的一生一芯项目☆16Dec 14, 2021Updated 4 years ago
- YSYX RISC-V Project NJU Study Group☆16Jan 3, 2025Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆86Updated this week
- ☆79Apr 23, 2023Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆27May 25, 2024Updated 2 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆219Sep 24, 2026Updated 2 weeks ago
- ☆67Aug 5, 2024Updated 2 years ago
- ☆178Aug 15, 2026Updated last month
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 12 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 10 months ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- RISC-V SoC designed by students in UCAS☆1,560Sep 22, 2026Updated 2 weeks ago
- ☆17Jul 23, 2025Updated last year
- ☆21Aug 23, 2021Updated 5 years ago
- Nix template for the chisel-based industrial designing flows.☆58Jul 21, 2026Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆187Updated this week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆672Aug 13, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Unofficial guide for ysyx students applying to ShanghaiTech University☆25Mar 31, 2026Updated 6 months ago
- gem5 FS模式实验手册☆49Mar 8, 2023Updated 3 years ago
- 一生一芯的信息发布和内容网站☆139Nov 21, 2023Updated 2 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆67Sep 23, 2022Updated 4 years ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 3 years ago
- AXI Interconnect☆58Aug 20, 2021Updated 5 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆41Feb 6, 2024Updated 2 years ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆56Aug 14, 2024Updated 2 years ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 4 years ago
- ☆97Nov 12, 2025Updated 10 months ago
- Formal verification tools for Chisel and RISC-V☆15Mar 29, 2026Updated 6 months ago
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago
- ☆15Apr 28, 2026Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago