trivialmips / nontrivial-mipsLinks
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
☆602Updated 4 years ago
Alternatives and similar repositories for nontrivial-mips
Users that are interested in nontrivial-mips are comparing it to the libraries listed below
Sorting:
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 6 years ago
- Naïve MIPS32 SoC implementation☆115Updated 4 years ago
- NJU Virtual Board☆278Updated last month
- 《从零开始的RISC-V模拟器开发》配套 的PPT和教学资料☆220Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆128Updated 4 years ago
- ☆122Updated 2 years ago
- NSCSCC 信息整合☆242Updated 4 years ago
- 为推广RISC-V尽些薄力☆311Updated last year
- ☆278Updated this week
- 软件所PLCT实验室在开源领域的不定期简报☆631Updated this week
- 通过学习《自己动手写CPU》,将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS(五级流水线结构),简化成单指令周期实现的处理器☆203Updated 3 years ago
- A translation project of the RISC-V reader☆175Updated last year
- Documentation for XiangShan☆415Updated last week
- Riscv32 CPU Project☆92Updated 7 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆183Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 5 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆571Updated 9 months ago
- 奋战一学期,造台计算机(编译出的bit文件在release中,可以直接食用)☆127Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆164Updated 7 months ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- A RISC-V ELF psABI Document☆781Updated 3 weeks ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆746Updated this week
- ☆169Updated 3 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,003Updated 3 months ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 7 years ago
- PLCT实验室的公开演讲,或者决定公开的组内报告☆1,088Updated 5 months ago
- RISC-V SoC designed by students in UCAS☆1,458Updated 5 months ago