trivialmips / nontrivial-mipsLinks
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
☆606Updated 5 years ago
Alternatives and similar repositories for nontrivial-mips
Users that are interested in nontrivial-mips are comparing it to the libraries listed below
Sorting:
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- 关于RISC-V你所需要知道的一切☆558Updated 2 years ago
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆207Updated 3 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Updated 6 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆134Updated 5 years ago
- RISC-V SoC designed by students in UCAS☆1,500Updated 2 weeks ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- NSCSCC 信息整合☆253Updated 4 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆129Updated 6 years ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆201Updated last year
- NJU Virtual Board☆297Updated 4 months ago
- A minimal, modularized, and machine-independent hardware abstraction layer☆520Updated 3 weeks ago
- Riscv32 CPU Project☆94Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Updated 4 years ago
- ☆127Updated 3 years ago
- 为推广RISC-V尽些薄力☆312Updated 2 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,088Updated 2 months ago
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- A translation project of the RISC-V reader☆173Updated 2 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆206Updated 5 years ago
- 软件所PLCT实验室在开源领域的不定期简报☆648Updated last week
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆233Updated 4 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,135Updated 4 months ago
- AbstractMachine kernels☆68Updated last month
- Super fast RISC-V ISA emulator for XiangShan processor☆306Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆619Updated last year
- 和我一步一步实现一个最简单的、带数据前推及流水线暂停的32位静态五级流水MIPS☆84Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Updated last month
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year