trivialmips / nontrivial-mipsView external linksLinks
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
☆606Jul 7, 2020Updated 5 years ago
Alternatives and similar repositories for nontrivial-mips
Users that are interested in nontrivial-mips are comparing it to the libraries listed below
Sorting:
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Apr 29, 2019Updated 6 years ago
- ☆35Sep 2, 2019Updated 6 years ago
- Asymmetric dual issue in-order microprocessor.☆33Aug 27, 2019Updated 6 years ago
- Naïve MIPS32 SoC implementation☆118Jun 23, 2020Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Jun 28, 2024Updated last year
- NSCSCC 信息整合☆251Feb 23, 2021Updated 4 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Dec 11, 2023Updated 2 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆147Jun 23, 2024Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆134Oct 24, 2020Updated 5 years ago
- VT220-compatible console on Cyclone IV EP4CE55F23I7☆43Jun 28, 2018Updated 7 years ago
- A simple database engine with common SQL queries support. Final project for course 'Introduction to Databases' of Tsinghua University, Fa…☆153Jan 8, 2019Updated 7 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Rust version of THU uCore OS. Linux compatible.☆3,662Aug 24, 2023Updated 2 years ago
- Baremetal softwares for TrivialMIPS platform☆11Aug 12, 2019Updated 6 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Aug 24, 2020Updated 5 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- Test cases for MIPS CPU implementation☆12Dec 26, 2019Updated 6 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 5 months ago
- Warning: 🕳 ahead!☆16Jan 8, 2020Updated 6 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Dec 4, 2025Updated 2 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Jun 3, 2018Updated 7 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆130Nov 13, 2019Updated 6 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 2 months ago
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆223Aug 25, 2020Updated 5 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated 2 weeks ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Dec 16, 2018Updated 7 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 4 months ago