trivialmips / nontrivial-mips
NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux.
☆580Updated 4 years ago
Alternatives and similar repositories for nontrivial-mips:
Users that are interested in nontrivial-mips are comparing it to the libraries listed below
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆105Updated 5 years ago
- 关于RISC-V你所需要知道的一切☆549Updated last year
- 通过学习《自己动手写CPU》，将书中实现的兼容MIPS32指令集架构的处理器——OpenMIPS（五级流水线结构），简化成单指令周期实现的处理器☆195Updated 2 years ago
- ☆119Updated 2 years ago
- NSCSCC 信息整合☆224Updated 3 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆117Updated 4 years ago
- Computer System Project for Loongson FPGA Board in 2017☆52Updated 6 years ago
- 为推广RISC-V尽些薄力☆309Updated last year
- 一生一芯的信息发布和内容网站☆125Updated last year
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆938Updated 2 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆166Updated 3 years ago
- Documentation for XiangShan☆394Updated this week
- ☆251Updated this week
- 奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）☆126Updated 5 years ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆496Updated 5 months ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆199Updated 4 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,053Updated last month
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆114Updated 4 months ago
- NJU Virtual Board☆246Updated 3 weeks ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆205Updated 3 years ago
- 软件所PLCT实验室在开源领域的不定期简报☆600Updated last week
- Riscv32 CPU Project☆82Updated 7 years ago
- MIPS CPU implemented in Verilog☆591Updated 7 years ago
- A minimal, modularized, and machine-independent hardware abstraction layer☆463Updated 3 weeks ago
- RISC-V SoC designed by students in UCAS☆1,420Updated 3 weeks ago
- 中文版 Parallel Programming for FPGAs☆714Updated 4 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆133Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆555Updated 5 months ago
- 5 stage pipelined MIPS-32 processor☆57Updated 4 years ago