MaxXSoft / FuxiLinks
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆182Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below
Sorting:
- ☆127Updated 3 years ago
- 一生一芯的信息发布和内容网站☆136Updated 2 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆195Updated last year
- ☆160Updated last month
- Modern co-simulation framework for RISC-V CPUs☆171Updated last week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆165Updated last year
- ☆92Updated 4 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆308Updated this week
- ☆66Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆146Updated last year
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆200Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆221Updated 2 months ago
- ☆72Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Updated last month
- ☆90Updated 2 months ago
- XiangShan Frontend Develop Environment☆68Updated last week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆66Updated 3 years ago
- ☆71Updated this week
- NJU Virtual Board☆299Updated 4 months ago
- Run rocket-chip on FPGA☆77Updated 2 months ago
- ☆19Updated 2 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- ☆220Updated last month
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- ☆64Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago