MaxXSoft / FuxiLinks
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆174Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- ☆155Updated 3 weeks ago
- 一生一芯的信息发布和内容网站☆132Updated last year
- ☆288Updated this week
- ☆122Updated 3 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- ☆86Updated last week
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- ☆66Updated last year
- XiangShan Frontend Develop Environment☆64Updated this week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆78Updated 4 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- ☆203Updated 4 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- CQU Dual Issue Machine☆37Updated last year
- NJU Virtual Board☆286Updated last month
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- ☆70Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- ☆67Updated 6 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆191Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- ☆18Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆64Updated 2 years ago