MaxXSoft / FuxiLinks
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆175Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below
Sorting:
- ☆123Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆156Updated this week
- An exquisite superscalar RV32GC processor.☆161Updated 9 months ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆295Updated last week
- 一生一芯的信息发布和内容网站☆135Updated last year
- ☆87Updated 3 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆67Updated last year
- ☆83Updated 6 months ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- XiangShan Frontend Develop Environment☆67Updated 3 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- NJU Virtual Board☆291Updated last month
- ☆67Updated 8 months ago
- ☆209Updated 6 months ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- ☆18Updated 2 years ago
- Run rocket-chip on FPGA☆76Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆194Updated last year
- Pick your favorite language to verify your chip.☆70Updated this week
- ☆70Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year