Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆183Jun 28, 2021Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- The Yu (羽) programming language.☆83Jul 14, 2023Updated 2 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.☆36Feb 28, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,527Apr 28, 2026Updated 3 weeks ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆108Feb 3, 2026Updated 3 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- Build lexers and parsers by deriving traits.☆25Jan 3, 2024Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆29Jan 25, 2026Updated 3 months ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- A compiler of C subset by USTB OWL Wheel Lab.☆13Mar 8, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆57Aug 14, 2024Updated last year
- ☆17Mar 26, 2025Updated last year
- Take your first step in writing a compiler. Implemented in Rust.☆16Apr 17, 2023Updated 3 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆328Updated this week
- Reasoning LLMs optimized for Chisel code generation☆27Jun 19, 2025Updated 11 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆47Nov 8, 2023Updated 2 years ago
- ☆67Aug 5, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 北京科技大学芯炬社会实践团网页模型~(Beijing University of Science and Technology Core Torch Social Practice Group webpage model~)☆11Dec 15, 2021Updated 4 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆25Nov 14, 2023Updated 2 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- Trivial RISC-V Linux binary bootloader☆55Apr 3, 2021Updated 5 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 7 months ago
- ☆22Oct 24, 2020Updated 5 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 6-stage dual-issue in-order superscalar risc-v cpu☆14May 2, 2026Updated 2 weeks ago
- ☆12Mar 24, 2026Updated last month
- 32-bit Superscalar RISC-V CPU☆1,248Sep 18, 2021Updated 4 years ago
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- ☆19May 1, 2023Updated 3 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- FPGA Innovation Design Competition：RISC-V Processor-based Hardware and Software Design in PGL22G☆12Sep 1, 2023Updated 2 years ago