Alternatives and similar repositories for Fuxi

Users that are interested in Fuxi are comparing it to the libraries listed below

• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆132Updated last year
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆153Updated last week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆179Updated 10 months ago
• OpenXiangShan / NEMU
  ☆290Updated 2 weeks ago
• OSCPU / NutShell-doc
  ☆122Updated 3 years ago
• OSCPU / ysyx-workbench
  ☆156Updated this week
• OSCPU / ysyxSoC
  ☆86Updated this week
• OSCPU-Zhoushan / Zhoushan
  Open Source Chip Project by University (OSCPU) - Zhoushan Core
  ☆51Updated 3 years ago
• LoveLonelyTime / Bergamot
  An exquisite superscalar RV32GC processor.
  ☆160Updated 7 months ago
• ysyx-ta / ysyx-summer-readings
  ☆67Updated last year
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 10 months ago
• gzzyyxh / Quafu
  A small SoC with a pipeline 32-bit RISC-V CPU.
  ☆65Updated 3 years ago
• OSCPU / yosys-sta
  ☆79Updated 4 months ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated last year
• f0rm2l1n / riscv-simulator-guide
  RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册
  ☆53Updated 5 years ago
• XS-MLVP / picker
  Pick your favorite language to verify your chip.
  ☆66Updated this week
• OSCPU / chisel-playground
  ☆67Updated 7 months ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆207Updated 3 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆192Updated last year
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆143Updated last year
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆61Updated 3 years ago
• CherrySprings / CherrySprings
  ☆18Updated 2 years ago
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆73Updated 9 months ago
• FurryAcetylCoA / gtkwave-filter-process-RISC
  A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave
  ☆31Updated 4 months ago
• OpenXiangShan / xs-env
  XiangShan Frontend Develop Environment
  ☆65Updated 2 weeks ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 11 months ago
• lizhirui / DreamCore
  ☆64Updated 2 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• OSCPU / ysyx-exam
  ☆21Updated last year
• NJU-ProjectN / nvboard
  NJU Virtual Board
  ☆288Updated 3 weeks ago