Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆182Jun 28, 2021Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- The Yu (羽) programming language.☆82Jul 14, 2023Updated 2 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.☆36Feb 28, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- CPU敏捷开发框架（龙芯杯2024）☆26Sep 6, 2024Updated last year
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Build lexers and parsers by deriving traits.☆25Jan 3, 2024Updated 2 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆26Jan 25, 2026Updated last month
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- A compiler of C subset by USTB OWL Wheel Lab.☆13Mar 8, 2026Updated 2 weeks ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆70Sep 17, 2021Updated 4 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- ☆17Mar 26, 2025Updated 11 months ago
- Reasoning LLMs optimized for Chisel code generation☆24Jun 19, 2025Updated 9 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆314Mar 11, 2026Updated last week
- Take your first step in writing a compiler. Implemented in Rust.☆16Apr 17, 2023Updated 2 years ago
- 北京地铁费用系统网页版：GUI可视化界面(Beijing Metro Expense System Web Edition: GUI Visualization Interface)☆11Dec 5, 2021Updated 4 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆46Nov 8, 2023Updated 2 years ago
- ☆66Aug 5, 2024Updated last year
- 通过输入关键词动态爬取图片保存于本地(Dynamically crawl images by entering keywords and save them locally)☆11Apr 22, 2019Updated 6 years ago
- 北京科技大学芯炬社会实践团网页模型~(Beijing University of Science and Technology Core Torch Social Practice Group webpage model~)☆11Dec 15, 2021Updated 4 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆25Nov 14, 2023Updated 2 years ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 5 months ago
- Trivial RISC-V Linux binary bootloader☆55Apr 3, 2021Updated 4 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- 静态网页——贝壳航模(The first personal small project: static webpage - shell model)☆13Jun 29, 2021Updated 4 years ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Mar 14, 2026Updated last week
- 32-bit Superscalar RISC-V CPU☆1,197Sep 18, 2021Updated 4 years ago
- ☆12Jan 22, 2026Updated 2 months ago
- A template project for beginning new Chisel work☆695Feb 24, 2026Updated 3 weeks ago