MaxXSoft / Fuxi
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆166Updated 3 years ago
Alternatives and similar repositories for Fuxi:
Users that are interested in Fuxi are comparing it to the libraries listed below
- 体系结构研讨 + ysyx高阶大纲 (WIP☆131Updated 3 months ago
- ☆61Updated 5 months ago
- ☆119Updated 2 years ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- Modern co-simulation framework for RISC-V CPUs☆128Updated this week
- ☆78Updated 3 weeks ago
- ☆125Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆47Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆55Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆148Updated this week
- NJU Virtual Board☆246Updated 3 weeks ago
- ☆63Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- ☆49Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 6 months ago
- ☆31Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆46Updated 2 months ago
- ☆250Updated this week
- ☆33Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆117Updated 4 years ago
- riscv32i-cpu☆19Updated 4 years ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆57Updated 2 years ago
- "aura" my super-scalar O3 cpu core☆24Updated 7 months ago
- ☆17Updated last year
- Naïve MIPS32 SoC implementation☆113Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 6 months ago
- ☆20Updated last year
- Run rocket-chip on FPGA☆63Updated 2 months ago