Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆182Jun 28, 2021Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below
Sorting:
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- The Yu (羽) programming language.☆82Jul 14, 2023Updated 2 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Dec 14, 2019Updated 6 years ago
- The Project TinyMIPS is dedicated to enabling undergraduates to build a complete computer system from scratch.☆36Feb 28, 2020Updated 6 years ago
- riscv32i-cpu☆18Nov 20, 2020Updated 5 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Build lexers and parsers by deriving traits.☆25Jan 3, 2024Updated 2 years ago
- A RISC-V Core (RV32I) written in Chisel HDL☆107Feb 3, 2026Updated last month
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- Take your first step in writing a compiler. Implemented in Rust.☆16Apr 17, 2023Updated 2 years ago
- A compiler of C subset by USTB OWL Wheel Lab.☆13Feb 9, 2023Updated 3 years ago
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated last month
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Aug 14, 2024Updated last year
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Updated this week
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 2 months ago
- ☆17Mar 26, 2025Updated 11 months ago
- RISC-V 64 CPU☆10Oct 4, 2025Updated 4 months ago
- Superscalar RISC-V processor written in Clash.☆35Aug 23, 2022Updated 3 years ago
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago
- ☆24Nov 14, 2023Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, A…☆46Nov 8, 2023Updated 2 years ago
- ☆12Jan 22, 2026Updated last month
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆429Sep 14, 2023Updated 2 years ago
- HITSZ 404 NOT FOUND NSCSCC22 project☆15Sep 8, 2022Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Jul 4, 2023Updated 2 years ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆146Aug 14, 2021Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- A template project for beginning new Chisel work☆692Updated this week
- ☆66Aug 5, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- Trivial RISC-V Linux binary bootloader☆55Apr 3, 2021Updated 4 years ago