MaxXSoft / FuxiLinks
Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
☆174Updated 4 years ago
Alternatives and similar repositories for Fuxi
Users that are interested in Fuxi are comparing it to the libraries listed below
Sorting:
- 一生一芯的信息发布和内容网站☆133Updated last year
- ☆123Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- ☆156Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆291Updated 2 weeks ago
- ☆87Updated 2 weeks ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- ☆83Updated 5 months ago
- An exquisite superscalar RV32GC processor.☆161Updated 8 months ago
- ☆67Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 3 months ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- RISC-V模拟器，相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- XiangShan Frontend Develop Environment☆66Updated last week
- ☆67Updated 7 months ago
- ☆64Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- ☆18Updated 2 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- NJU Virtual Board☆291Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆143Updated last year
- ☆40Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- ☆70Updated 2 years ago
- riscv32i-cpu☆18Updated 4 years ago
- ☆206Updated 5 months ago