The batteries-included testing and formal verification library for Chisel-based RTL designs.
☆234Aug 19, 2024Updated last year
Alternatives and similar repositories for chiseltest
Users that are interested in chiseltest are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆249Apr 29, 2024Updated 2 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A template project for beginning new Chisel work☆707Feb 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- ☆10Oct 15, 2021Updated 4 years ago
- (System)Verilog to Chisel translator☆122May 20, 2022Updated 4 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- chisel tutorial exercises and answers☆757Jan 6, 2022Updated 4 years ago
- For contributions of Chisel IP to the chisel community.☆73Nov 7, 2024Updated last year
- Digital Design with Chisel☆926Jul 21, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,759Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Library to compile Chisel circuits using LLVM/MLIR (CIRCT)☆71Mar 2, 2023Updated 3 years ago
- A Scala library for Context-Dependent Environments☆50Apr 25, 2024Updated 2 years ago
- Chisel examples and code snippets☆284Aug 1, 2022Updated 4 years ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- ☆37Mar 20, 2025Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,149Sep 10, 2024Updated last year
- BFM Tester for Chisel HDL☆14Nov 27, 2021Updated 4 years ago
- A Chisel RTL generator for network-on-chip interconnects☆233Nov 7, 2025Updated 9 months ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,355Updated this week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- DFiant HDL (DFHDL): A Mutli-abstraction Hardware Descripition Language and Framework☆97Updated this week
- Chisel Cheatsheet☆37Apr 13, 2023Updated 3 years ago
- high-performance RTL simulator☆195Aug 4, 2026Updated last week
- ☆18Jul 12, 2024Updated 2 years ago
- Rocket Chip Generator☆3,845Jun 2, 2026Updated 2 months ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- ☆20Mar 3, 2026Updated 5 months ago
- ☆389Jun 14, 2026Updated 2 months ago
- Circuit IR Compilers and Tools☆2,219Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A Formal Verification Framework for Chisel☆21Apr 9, 2024Updated 2 years ago
- ☆85Jun 1, 2022Updated 4 years ago
- ☆71Jul 30, 2026Updated 2 weeks ago
- educational microarchitectures for risc-v isa☆753Sep 1, 2025Updated 11 months ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- A Modular Open-Source Hardware Fuzzing Framework☆38Dec 14, 2021Updated 4 years ago
- ☆24Feb 11, 2021Updated 5 years ago