ucb-bar / chiseltestLinks
The batteries-included testing and formal verification library for Chisel-based RTL designs.
☆234Updated last year
Alternatives and similar repositories for chiseltest
Users that are interested in chiseltest are comparing it to the libraries listed below
Sorting:
- Chisel examples and code snippets☆257Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆240Updated last year
- ☆336Updated 11 months ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- A dynamic verification library for Chisel.☆154Updated 9 months ago
- RISC-V Torture Test☆197Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- Provides dot visualizations of chisel/firrtl circuits☆121Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆206Updated 2 months ago
- Verilog Configurable Cache☆181Updated 8 months ago
- Instruction Set Generator initially contributed by Futurewei☆293Updated last year
- Wrapper for Rocket-Chip on FPGAs☆136Updated 2 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Vector Acceleration IP core for RISC-V*☆183Updated 3 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆525Updated 2 weeks ago
- VeeR EL2 Core☆294Updated 2 weeks ago
- Open source high performance IEEE-754 floating unit☆83Updated last year
- ☆294Updated 2 weeks ago
- Chisel/Firrtl execution engine☆153Updated last year
- A Fast, Low-Overhead On-chip Network☆221Updated 3 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Chisel Learning Journey☆109Updated 2 years ago
- SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.☆217Updated 5 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- ☆182Updated last year
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆174Updated last month
- Vector processor for RISC-V vector ISA☆126Updated 4 years ago
- Open-source high-performance non-blocking cache☆87Updated 3 months ago