ucb-bar / chiseltestLinks
The batteries-included testing and formal verification library for Chisel-based RTL designs.
☆231Updated 9 months ago
Alternatives and similar repositories for chiseltest
Users that are interested in chiseltest are comparing it to the libraries listed below
Sorting:
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Provides various testers for chisel users☆100Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Chisel examples and code snippets☆251Updated 2 years ago
- ☆326Updated 8 months ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- Provides dot visualizations of chisel/firrtl circuits☆119Updated 2 years ago
- RISC-V Torture Test☆195Updated 10 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- VeeR EL2 Core☆278Updated 2 weeks ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- A dynamic verification library for Chisel.☆151Updated 6 months ago
- Verilog Configurable Cache☆178Updated 6 months ago
- Vector Acceleration IP core for RISC-V*☆178Updated 3 weeks ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- A template project for beginning new Chisel work☆641Updated 2 weeks ago
- FuseSoC-based SoC for VeeR EH1 and EL2☆320Updated 5 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆138Updated 8 months ago
- chipyard in mill :P☆78Updated last year
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated this week
- Open-source high-performance non-blocking cache☆82Updated last week
- Chisel Learning Journey☆109Updated 2 years ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- Open source high performance IEEE-754 floating unit☆72Updated last year