ucb-bar / chiseltest

Related projects ⓘ

Alternatives and complementary repositories for chiseltest

• ucb-bar / dsptools
  A Library of Chisel3 Tools for Digital Signal Processing
  ☆226Updated 6 months ago
• ucb-bar / constellation
  A Chisel RTL generator for network-on-chip interconnects
  ☆177Updated this week
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆233Updated 2 years ago
• ucb-bar / berkeley-hardfloat
  ☆290Updated 2 months ago
• freechipsproject / chisel-testers
  Provides various testers for chisel users
  ☆100Updated last year
• chiselverify / chiselverify
  A dynamic verification library for Chisel.
  ☆142Updated 2 weeks ago
• freechipsproject / diagrammer
  Provides dot visualizations of chisel/firrtl circuits
  ☆115Updated last year
• IObundle / iob-cache
  Verilog Configurable Cache
  ☆167Updated 2 months ago
• chipsalliance / treadle
  Chisel/Firrtl execution engine
  ☆153Updated 3 months ago
• openhwgroup / force-riscv
  Instruction Set Generator initially contributed by Futurewei
  ☆266Updated last year
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆176Updated 2 weeks ago
• ucb-bar / hwacha
  Microarchitecture implementation of the decoupled vector-fetch accelerator
  ☆148Updated 9 months ago
• ucb-bar / riscv-torture
  RISC-V Torture Test
  ☆168Updated 4 months ago
• chipsalliance / Cores-VeeR-EL2
  VeeR EL2 Core
  ☆250Updated this week
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆125Updated 2 years ago
• sifive / sifive-blocks
  Common RTL blocks used in SiFive's projects
  ☆179Updated 2 years ago
• sifive / block-inclusivecache-sifive
  ☆75Updated 2 years ago
• Intensivate / learning-journey
  Chisel Learning Journey
  ☆107Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆438Updated last month
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆60Updated 8 months ago
• ccelio / chisel-style-guide
  A Style Guide for the Chisel Hardware Construction Language
  ☆106Updated 3 years ago
• bespoke-silicon-group / bsg_manycore
  Tile based architecture designed for computing efficiency, scalability and generality
  ☆230Updated this week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆118Updated this week
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆379Updated this week
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆168Updated 6 years ago
• IObundle / iob-soc
  RISC-V System on Chip Template
  ☆153Updated last week
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆544Updated 3 months ago
• OpenXiangShan / HuanCun
  Open-source high-performance non-blocking cache
  ☆67Updated this week
• ucb-bar / testchipip
  ☆80Updated last month