☆67Aug 5, 2024Updated last year
Alternatives and similar repositories for ysyx-summer-readings
Users that are interested in ysyx-summer-readings are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆209Oct 14, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆636Aug 13, 2024Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆71Feb 2, 2026Updated 3 months ago
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated last month
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 5 months ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- ☆96Nov 12, 2025Updated 5 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆11Dec 23, 2025Updated 4 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 months ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 3 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆33Mar 13, 2024Updated 2 years ago
- Advanced Architecture Labs with CVA6☆82Jan 16, 2024Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆608Aug 9, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆34Apr 13, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- ☆22Nov 3, 2025Updated 6 months ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Mar 29, 2025Updated last year
- ☆95Apr 14, 2026Updated 3 weeks ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆21May 2, 2026Updated last week
- ☆70Updated this week
- ☆43Oct 7, 2023Updated 2 years ago
- ☆10Apr 4, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 5 months ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆23Apr 25, 2025Updated last year
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 2 years ago
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- ☆14Jul 23, 2025Updated 9 months ago
- An exquisite superscalar RV32GC processor.☆170Apr 15, 2026Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆148Jun 23, 2024Updated last year