☆66Aug 5, 2024Updated last year
Alternatives and similar repositories for ysyx-summer-readings
Users that are interested in ysyx-summer-readings are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆200Oct 14, 2024Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆71Feb 2, 2026Updated last month
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated last month
- ☆93Nov 12, 2025Updated 3 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- ☆22Nov 3, 2025Updated 4 months ago
- Advanced Architecture Labs with CVA6☆79Jan 16, 2024Updated 2 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆13Dec 4, 2025Updated 3 months ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 11 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Updated this week
- ☆93Sep 30, 2025Updated 5 months ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- QuardStar Tutorial is all you need !☆17Sep 11, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 10 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Feb 20, 2024Updated 2 years ago
- ☆67Mar 3, 2026Updated last week
- Pipelined 64-bit RISC-V core☆15Mar 7, 2024Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- Contains the code for the Flexus cycle-accurate simulator, used in QFlex.☆14Feb 28, 2026Updated last week
- ☆10Apr 4, 2025Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- ☆14Jul 23, 2025Updated 7 months ago