☆67Aug 5, 2024Updated 2 years ago
Alternatives and similar repositories for ysyx-summer-readings
Users that are interested in ysyx-summer-readings are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆218Oct 14, 2024Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆15Jul 28, 2026Updated last week
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆662Aug 13, 2024Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- ☆71Jul 30, 2026Updated last week
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆24Mar 31, 2026Updated 4 months ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 8 months ago
- ☆97Nov 12, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 4 years ago
- The official website of One Student One Chip project.☆12Feb 5, 2026Updated 6 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆14Mar 29, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆76Updated this week
- ☆78Aug 3, 2026Updated last week
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆22Nov 3, 2025Updated 9 months ago
- 5-stage RISC-V core (RV32IM) with pipelining designed for educational purposes by RPTU Kaiserslautern, Germany☆14Dec 4, 2025Updated 8 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆26Jan 21, 2026Updated 6 months ago
- ☆96Updated this week
- Pipelined 64-bit RISC-V core☆17Mar 7, 2024Updated 2 years ago
- ☆44Oct 7, 2023Updated 2 years ago
- ☆10Apr 4, 2025Updated last year
- Advanced Architecture Labs with CVA6☆81Jan 16, 2024Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆38Mar 13, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The 'missing header' for Chisel☆24Feb 5, 2026Updated 6 months ago
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆42Updated this week
- QuardStar Tutorial is all you need !☆19Sep 11, 2024Updated last year
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆35Jun 16, 2023Updated 3 years ago
- ☆17Jul 23, 2025Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆150Jun 23, 2024Updated 2 years ago
- An exquisite superscalar RV32GC processor.☆167May 12, 2026Updated 2 months ago