ysyx-ta / ysyx-summer-readings
☆60Updated 3 months ago
Related projects ⓘ
Alternatives and complementary repositories for ysyx-summer-readings
- 体系结构研讨 + ysyx高阶大纲 (WIP☆116Updated last month
- ☆76Updated 2 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 6 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆25Updated 7 months ago
- ☆43Updated 4 months ago
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 8 months ago
- This is my graduation project, a simple processor soft core, which implements RV32I ISA.☆12Updated 5 years ago
- ☆119Updated 2 months ago
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆24Updated 2 years ago
- A RISC-V RV32I ISA Single Cycle CPU☆20Updated last year
- ☆20Updated 11 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 8 months ago
- Modern co-simulation framework for RISC-V CPUs☆118Updated this week
- ☆56Updated 4 months ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆16Updated 4 months ago
- ☆62Updated 3 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 5 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆46Updated 2 years ago
- 一生一芯CPU/目前做到总线之前/主要考虑ASIC DV☆12Updated this week
- 一生一芯项目☆11Updated last year
- ☆52Updated last year
- ☆66Updated this week
- 一生一芯的信息发布和内容网站☆123Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆22Updated 8 months ago
- 2022龙芯杯个人赛三等奖作品☆13Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆176Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 8 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆43Updated 2 years ago