A superscalar RISC-V CPU with out-of-order execution and multi-core support
☆61Feb 17, 2022Updated 4 years ago
Alternatives and similar repositories for MeowV64
Users that are interested in MeowV64 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- A router IP written in Verilog.☆12Dec 20, 2019Updated 6 years ago
- A hand-written recursive decent Verilog parser.☆10Jan 30, 2026Updated last month
- Relaxed Rust (for cats)☆14Nov 20, 2019Updated 6 years ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click and start building anything your business needs.
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆34Oct 23, 2024Updated last year
- 网络学堂 PC 端 App☆21Mar 12, 2026Updated 2 weeks ago
- A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.☆30May 14, 2020Updated 5 years ago
- Linux on RISC-V on FPGA (LOROF): RV64GC Sv39 Quad-Core Superscalar Out-of-Order Virtual Memory CPU☆15Feb 23, 2026Updated last month
- A naive verilog/systemverilog formatter☆21Mar 22, 2025Updated last year
- ☆17Mar 17, 2022Updated 4 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- HERMES: sHallow dirEctory stRucture Many-filE fileSystem☆20Jun 9, 2019Updated 6 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆37Mar 19, 2026Updated last week
- Verilog code of Loongson's GS132 core☆12Dec 19, 2019Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Jul 23, 2022Updated 3 years ago
- Wrapper for ETH Ariane Core☆22Sep 2, 2025Updated 6 months ago
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Yet Another AsYnc runtime for RuSt.☆33Feb 1, 2020Updated 6 years ago
- Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University☆11Jun 9, 2019Updated 6 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆22Apr 25, 2025Updated 11 months ago
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆54Sep 12, 2025Updated 6 months ago
- ☆33Mar 20, 2025Updated last year
- Documentation for Router Lab☆70Nov 19, 2025Updated 4 months ago
- A mini (consistent-wannabe) proof-assistant with power roughly equivalent to intelligence of a two month old cat☆16Mar 12, 2022Updated 4 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Feb 6, 2024Updated 2 years ago
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Implements kernels with RISC-V Vector☆22Mar 24, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Synthesisable SIMT-style RISC-V GPGPU☆52Jul 7, 2025Updated 8 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆184May 8, 2025Updated 10 months ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- Project template for Artix-7 based Thinpad board☆52Sep 13, 2025Updated 6 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- My knowledge base☆84Mar 20, 2026Updated last week