meow-chip / MeowV64Links
A superscalar RISC-V CPU with out-of-order execution and multi-core support
☆61Updated 3 years ago
Alternatives and similar repositories for MeowV64
Users that are interested in MeowV64 are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last month
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- ☆33Updated 7 months ago
- Run Rocket Chip on VCU128☆30Updated 2 weeks ago
- chipyard in mill :P☆77Updated last year
- ☆17Updated 3 years ago
- CQU Dual Issue Machine☆37Updated last year
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Lower chisel memories to SRAM macros☆12Updated last year
- The 'missing header' for Chisel☆21Updated 7 months ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- Open-source non-blocking L2 cache☆50Updated this week
- A prototype GUI for chisel-development☆51Updated 5 years ago
- Open-source high-performance non-blocking cache☆90Updated last month
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- My knowledge base☆71Updated this week
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- nscscc2018☆26Updated 7 years ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 8 months ago
- ☆41Updated 4 months ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated last year
- Open source high performance IEEE-754 floating unit☆85Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- Microarchitecture diagrams of several CPUs☆43Updated 2 weeks ago