meow-chip / MeowV64Links
A superscalar RISC-V CPU with out-of-order execution and multi-core support
☆63Updated 3 years ago
Alternatives and similar repositories for MeowV64
Users that are interested in MeowV64 are comparing it to the libraries listed below
Sorting:
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- CQU Dual Issue Machine☆37Updated last year
- The 'missing header' for Chisel☆21Updated 5 months ago
- chipyard in mill :P☆78Updated last year
- Hardware design with Chisel☆34Updated 2 years ago
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- ☆33Updated 5 months ago
- ☆17Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆29Updated 5 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 6 months ago
- Open-source non-blocking L2 cache☆46Updated last week
- Open source high performance IEEE-754 floating unit☆83Updated last year
- Lower chisel memories to SRAM macros☆12Updated last year
- nscscc2018☆26Updated 6 years ago
- A prototype GUI for chisel-development☆52Updated 5 years ago
- My knowledge base☆63Updated last week
- A Rocket-Chip with a Dynamically Randomized LLC☆13Updated 11 months ago
- A Simple As Possible RISCV-32I core with debug module.☆42Updated 5 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆40Updated last year
- ☆40Updated 2 months ago
- A hand-written recursive decent Verilog parser.☆11Updated 2 years ago