OpenXiangShan / NEMULinks
☆288Updated this week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆191Updated last year
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆223Updated 3 years ago
- ☆203Updated 4 months ago
- ☆122Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Documentation for XiangShan☆423Updated this week
- XiangShan Frontend Develop Environment☆64Updated this week
- ☆155Updated 3 weeks ago
- A translation project of the RISC-V reader☆175Updated last year
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated this week
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- NJU Virtual Board☆286Updated last month
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago
- ☆97Updated this week
- 一生一芯的信息发布和内容网站☆132Updated last year
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆276Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- Run rocket-chip on FPGA☆70Updated 9 months ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆203Updated 5 years ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆588Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆787Updated last week
- The decoder library for jemu execution and web documentation☆54Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- Open-source high-performance non-blocking cache☆87Updated 2 months ago