OpenXiangShan / NEMULinks
Super fast RISC-V ISA emulator for XiangShan processor
☆295Updated last week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆158Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆175Updated 4 years ago
- Documentation for XiangShan☆426Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆123Updated 3 years ago
- ☆209Updated 6 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆194Updated last year
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆231Updated 4 years ago
- ☆156Updated this week
- XiangShan Frontend Develop Environment☆67Updated last month
- An exquisite superscalar RV32GC processor.☆161Updated 9 months ago
- 一生一芯的信息发布和内容网站☆135Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- NJU Virtual Board☆291Updated last month
- 关于RISC-V你所需要知道的一切☆559Updated 2 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated last month
- A translation project of the RISC-V reader☆174Updated last year
- ☆40Updated 2 years ago
- ☆104Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 11 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- Run rocket-chip on FPGA☆76Updated this week
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆205Updated 5 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆299Updated last year
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆810Updated last week
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- Official website for Jiachen Project (甲辰计划).☆59Updated last month
- The decoder library for jemu execution and web documentation☆54Updated 2 years ago