Super fast RISC-V ISA emulator for XiangShan processor
☆353Oct 31, 2026Updated this week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- ☆46Updated this week
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,132Aug 12, 2026Updated 2 months ago
- XiangShan Frontend Develop Environment☆74Updated this week
- Open-source high-performance non-blocking cache☆102Jun 17, 2026Updated 4 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- ☆168Updated this week
- Open-source high-performance RISC-V processor☆7,357Updated this week
- A minimal, modularized, and machine-independent hardware abstraction layer☆548Jul 28, 2026Updated 3 months ago
- ☆99Oct 23, 2026Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆126Oct 31, 2024Updated 2 years ago
- Open-source non-blocking L2 cache☆65Oct 26, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- Xiangshan deterministic workloads generator☆29Oct 14, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆681Aug 13, 2024Updated 2 years ago
- Documentation for XiangShan☆448Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆41Jan 26, 2022Updated 4 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆24Nov 24, 2025Updated 11 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Oct 26, 2026Updated last week
- RISC-V Open Source Supervisor Binary Interface☆1,557Updated this week
- ☆91Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,905Updated this week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Spike, a RISC-V ISA Simulator☆10Sep 24, 2026Updated last month
- ☆86Jun 1, 2022Updated 4 years ago
- Digital Design with Chisel☆943Updated this week
- ☆17Oct 26, 2026Updated last week
- ☆22Nov 25, 2023Updated 2 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- An open-source EDA infrastructure and tools from netlist to GDS☆557Jul 9, 2026Updated 3 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆101Aug 29, 2023Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,275Oct 8, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆54Mar 31, 2026Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- A simple and fast RISC-V JIT emulator.☆162Aug 21, 2024Updated 2 years ago
- Rocket Chip Generator☆3,895Sep 13, 2026Updated last month
- A RISC-V ELF psABI Document☆857Updated this week
- The Sniper Multi-Core Simulator☆194May 23, 2026Updated 5 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆186Oct 26, 2026Updated last week