Super fast RISC-V ISA emulator for XiangShan processor
☆311Feb 25, 2026Updated last week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- ☆42Feb 3, 2026Updated last month
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated 2 weeks ago
- ☆129Updated this week
- Documentation for XiangShan☆433Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- XiangShan Frontend Develop Environment☆68Updated this week
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Open-source non-blocking L2 cache☆54Updated this week
- Open-source high-performance RISC-V processor☆6,885Updated this week
- ☆93Sep 30, 2025Updated 5 months ago
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- A minimal, modularized, and machine-independent hardware abstraction layer☆525Dec 23, 2025Updated 2 months ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆23Jun 30, 2024Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Nov 24, 2025Updated 3 months ago
- RISC-V Open Source Supervisor Binary Interface☆1,387Feb 25, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated last month
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- ☆12Jan 19, 2022Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Unit tests generator for RVV 1.0☆103Nov 11, 2025Updated 3 months ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- A simple and fast RISC-V JIT emulator.☆156Aug 21, 2024Updated last year
- ☆22Nov 25, 2023Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- Digital Design with Chisel☆898Updated this week
- 平头哥玄铁C910的LLVM工具链支持，由PLCT实验室提供，非官方版本☆76Mar 15, 2021Updated 4 years ago
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated last month
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago