Super fast RISC-V ISA emulator for XiangShan processor
☆328May 20, 2026Updated this week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆175May 16, 2026Updated last week
- ☆43Updated this week
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,109Nov 14, 2025Updated 6 months ago
- Open-source high-performance non-blocking cache☆96Apr 16, 2026Updated last month
- ☆141May 18, 2026Updated last week
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Open-source non-blocking L2 cache☆60Updated this week
- Open-source high-performance RISC-V processor☆7,023May 18, 2026Updated last week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆39Jan 26, 2022Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,528Updated this week
- XiangShan Frontend Develop Environment☆71Updated this week
- ☆95Apr 14, 2026Updated last month
- Documentation for XiangShan☆436May 16, 2026Updated last week
- ☆14Apr 28, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A minimal, modularized, and machine-independent hardware abstraction layer☆533May 1, 2026Updated 3 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 6 months ago
- Spike, a RISC-V ISA Simulator☆3,115Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆641Aug 13, 2024Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,474Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆905May 10, 2026Updated 2 weeks ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- ☆12Jan 19, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The official repository for the gem5 computer-system architecture simulator.☆2,608Updated this week
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆71Updated this week
- ☆22Nov 25, 2023Updated 2 years ago
- Our repository for NSCSCC☆21Feb 22, 2025Updated last year
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated 11 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Jun 28, 2021Updated 4 years ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- Unit tests generator for RVV 1.0☆111May 6, 2026Updated 2 weeks ago
- ☆17Mar 17, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 5 years ago
- ☆71May 11, 2026Updated last week
- GNU toolchain for RISC-V, including GCC☆4,496Updated this week
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆89Aug 29, 2023Updated 2 years ago
- A RISC-V ELF psABI Document☆844Apr 25, 2026Updated last month
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,164Mar 11, 2026Updated 2 months ago
- A simple and fast RISC-V JIT emulator.☆159Aug 21, 2024Updated last year