OpenXiangShan / NEMULinks
☆277Updated this week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- 体系结构研讨 + ysyx高阶大纲 (WIP☆162Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆145Updated last week
- Documentation for XiangShan☆415Updated this week
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆220Updated 3 years ago
- ☆190Updated last month
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- ☆122Updated 2 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆570Updated 9 months ago
- ☆150Updated last month
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆183Updated last year
- ☆86Updated this week
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆743Updated this week
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆246Updated last year
- NJU Virtual Board☆278Updated last month
- Comment on the rocket-chip source code☆179Updated 6 years ago
- An exquisite superscalar RV32GC processor.☆156Updated 4 months ago
- ☆205Updated last year
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- XiangShan Frontend Develop Environment☆57Updated last week
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- A RISC-V ELF psABI Document☆781Updated 3 weeks ago
- ☆169Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆577Updated 9 months ago
- A translation project of the RISC-V reader☆175Updated last year
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆70Updated 4 years ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- ☆66Updated 9 months ago