Super fast RISC-V ISA emulator for XiangShan processor
☆314Mar 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆174Updated this week
- ☆42Mar 18, 2026Updated last week
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,095Nov 14, 2025Updated 4 months ago
- Open-source high-performance non-blocking cache☆95Feb 13, 2026Updated last month
- ☆134Updated this week
- Open-source non-blocking L2 cache☆55Updated this week
- Open-source high-performance RISC-V processor☆6,915Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆38Jan 26, 2022Updated 4 years ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆24Jun 30, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- XiangShan Frontend Develop Environment☆69Mar 3, 2026Updated 3 weeks ago
- ☆94Sep 30, 2025Updated 5 months ago
- Documentation for XiangShan☆434Updated this week
- ☆13Mar 15, 2026Updated last week
- A minimal, modularized, and machine-independent hardware abstraction layer☆528Dec 23, 2025Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 4 months ago
- Spike, a RISC-V ISA Simulator☆3,045Updated this week
- Spike, a RISC-V ISA Simulator☆10Jan 22, 2026Updated 2 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆630Aug 13, 2024Updated last year
- RISC-V Open Source Supervisor Binary Interface☆1,414Updated this week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- Paging Debug tool for GDB using python☆13Jun 4, 2022Updated 3 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆878Mar 16, 2026Updated last week
- ☆12Jan 19, 2022Updated 4 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,527Updated this week
- ☆22Nov 25, 2023Updated 2 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- Unit tests generator for RVV 1.0☆104Nov 11, 2025Updated 4 months ago
- RustSBI support on SiFive FU740 board; FU740 is a five-core heterogeneous processor with four SiFive U74 cores, and one SiFive S7 core☆17Jul 20, 2023Updated 2 years ago
- ☆17Mar 17, 2022Updated 4 years ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Updated this week
- A simple MIPS CPU for BUAA CO course (and now NSCSCC).☆10May 15, 2021Updated 4 years ago
- GNU toolchain for RISC-V, including GCC☆4,409Mar 13, 2026Updated last week
- ☆67Mar 3, 2026Updated 3 weeks ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,111Mar 11, 2026Updated 2 weeks ago
- A RISC-V ELF psABI Document☆836Updated this week