OpenXiangShan / NEMULinks
☆280Updated last week
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆146Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆171Updated 8 months ago
- ☆122Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆172Updated 3 years ago
- Documentation for XiangShan☆417Updated this week
- ☆194Updated 2 months ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆754Updated this week
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆160Updated 6 months ago
- NJU Virtual Board☆281Updated last week
- An exquisite superscalar RV32GC processor.☆159Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆576Updated 10 months ago
- 关于RISC-V你所需要知道的一切☆562Updated 2 years ago
- ☆86Updated this week
- XiangShan Frontend Develop Environment☆59Updated this week
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆184Updated last year
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆222Updated 3 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆581Updated 10 months ago
- A translation project of the RISC-V reader☆175Updated last year
- Comment on the rocket-chip source code☆179Updated 6 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 2 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆253Updated last year
- ☆66Updated 10 months ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆201Updated 4 years ago
- ☆151Updated 2 weeks ago
- ☆209Updated last year
- Run rocket-chip on FPGA☆68Updated 7 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆52Updated 5 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆60Updated 3 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆203Updated 2 weeks ago