OpenXiangShan / NEMULinks
Super fast RISC-V ISA emulator for XiangShan processor
☆291Updated 2 weeks ago
Alternatives and similar repositories for NEMU
Users that are interested in NEMU are comparing it to the libraries listed below
Sorting:
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- ☆123Updated 3 years ago
- ☆206Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- Documentation for XiangShan☆425Updated 2 weeks ago
- 《从零开始的RISC-V模拟器开发》配套的PPT和教学资料☆227Updated 4 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆192Updated last year
- XiangShan Frontend Develop Environment☆66Updated last week
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆163Updated last month
- 一生一芯的信息发布和内容网站☆133Updated last year
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- A translation project of the RISC-V reader☆175Updated last year
- ☆156Updated this week
- 关于RISC-V你所需要知道的一切☆561Updated 2 years ago
- An exquisite superscalar RV32GC processor.☆161Updated 8 months ago
- ☆103Updated last week
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆206Updated 5 years ago
- ☆40Updated last year
- NJU Virtual Board☆291Updated 3 weeks ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆118Updated 11 months ago
- Open-source high-performance RISC-V processor☆30Updated 3 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆591Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- A Primer on Memory Consistency and Cache Coherence (Second Edition) 翻译计划☆294Updated last year
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year