nju-mips / noop-loView external linksLinks
A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
☆31Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for noop-lo
Users that are interested in noop-lo are comparing it to the libraries listed below
Sorting:
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 7 months ago
- Modern co-simulation framework for RISC-V CPUs☆171Updated this week
- Build mini linux for your own RISC-V emulator!☆23Sep 11, 2024Updated last year
- GSI Timing Gateware and Tools☆14Updated this week
- ☆71Feb 2, 2026Updated 2 weeks ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated 11 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 3 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆14Jul 23, 2025Updated 6 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 9 months ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 5 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- OscillatorIMP ecosystem FPGA IP sources☆27Dec 3, 2025Updated 2 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Feb 24, 2025Updated 11 months ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- A reliable, real-time subsystem for the Carfield SoC☆18Dec 2, 2025Updated 2 months ago
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 4 years ago
- APB Logic☆23Jan 22, 2026Updated 3 weeks ago
- XiangShan Frontend Develop Environment☆68Feb 6, 2026Updated last week
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 4 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 8 months ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆23Apr 27, 2023Updated 2 years ago
- general-cores☆21Jul 16, 2025Updated 7 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Jan 26, 2022Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Generative Benchmark for LLM-Aided Hardware Design☆27Jun 4, 2025Updated 8 months ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Jul 17, 2020Updated 5 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆21Jul 14, 2022Updated 3 years ago