nju-mips / noop-loLinks
A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
☆30Updated 5 years ago
Alternatives and similar repositories for noop-lo
Users that are interested in noop-lo are comparing it to the libraries listed below
Sorting:
- ☆33Updated 7 months ago
- RISC-V模拟器,相关硬件实现`riscv-isa-sim`以及模拟器pk, bbl的指导手册☆53Updated 5 years ago
- Run rocket-chip on FPGA☆76Updated last week
- CQU Dual Issue Machine☆37Updated last year
- Pick your favorite language to verify your chip.☆70Updated last week
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆20Updated 5 months ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆70Updated last year
- Open-source AMBA CHI infrastructures (supporting Issue B, E.b)☆24Updated this week
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Linux-capable superscalar out-of-order RISC core (with Cache& MMU) and SoC, having been verified on Xilinx Kintex-7 FPGA.☆55Updated last year
- ☆18Updated 2 years ago
- The 'missing header' for Chisel☆21Updated 7 months ago
- ☆37Updated 6 years ago
- ☆67Updated 8 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- AIA IP compliant with the RISC-V AIA spec☆45Updated 8 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆20Updated 3 years ago
- ☆29Updated 5 years ago
- An almost empty chisel project as a starting point for hardware design☆33Updated 8 months ago
- The RTL source for AnyCore RISC-V☆32Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆22Updated 2 years ago
- ☆35Updated 10 months ago
- ☆30Updated 7 months ago
- A bare-metal application to test specific features of the risc-v hypervisor extension☆42Updated last year
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last week
- A Hardware Construct Language☆44Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- RiftCore is a 9-stage, single-issue, out-of-order 64-bits RISC-V Core, which supports RV64IMC and 3-level Cache System☆44Updated 3 years ago