A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
☆31Feb 10, 2020Updated 6 years ago
Alternatives and similar repositories for noop-lo
Users that are interested in noop-lo are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Modern co-simulation framework for RISC-V CPUs☆182Updated this week
- ☆71Updated this week
- ☆17Jul 23, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Medusa Repository: Transynther tool and Medusa Attack☆26Jul 17, 2020Updated 6 years ago
- Reasoning LLMs optimized for Chisel code generation☆26Jun 19, 2025Updated last year
- COATCheck☆13Nov 4, 2018Updated 7 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆183Jul 12, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,545Updated this week
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 5 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13May 15, 2020Updated 6 years ago
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago
- The Gee (寂) Operating System, written in YuLang.☆34Jun 28, 2021Updated 5 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- XiangShan Frontend Develop Environment☆72Updated this week
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- This repository contains the verification suite for verifying Berkeley Out-of-Order Machine (BOOM) against transient execution attacks ba…☆24Mar 2, 2023Updated 3 years ago
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- ☆21Aug 23, 2021Updated 4 years ago
- MMC (and derivative standards) host controller☆26Sep 14, 2020Updated 5 years ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ICSE 2025: Fuzzing MLIR compilers with Custom Mutation Synthesis☆15Jul 22, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12May 31, 2015Updated 11 years ago
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- Generate testbench for your verilog module.☆12Sep 12, 2018Updated 7 years ago
- Imagination Technologies Catapult SDK RISC-V Software Development Kit☆12Oct 18, 2024Updated last year
- ☆23Mar 12, 2026Updated 5 months ago
- Building My Dream Computer☆10Dec 2, 2022Updated 3 years ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆41Jan 26, 2022Updated 4 years ago
- Proof-of-concept implementation for the paper "Reviving Meltdown 3a" (ESORICS 2023)☆17Sep 25, 2023Updated 2 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Collection of Spectre-type, Meltdown-type and MDS-type PoCs☆10Aug 25, 2020Updated 5 years ago
- BGP-related data structures and traits in Rust.☆13Aug 7, 2022Updated 4 years ago
- A reliable, real-time subsystem for the Carfield SoC☆21Dec 2, 2025Updated 8 months ago
- StateMover is a checkpoint-based debugging framework for FPGAs.☆22Jul 14, 2022Updated 4 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆24Apr 27, 2023Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆52Mar 31, 2026Updated 4 months ago
- e300 and u500 devkits☆10Nov 15, 2020Updated 5 years ago