A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
☆53Dec 18, 2025Updated 3 months ago
Alternatives and similar repositories for soc-simulator
Users that are interested in soc-simulator are comparing it to the libraries listed below
Sorting:
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- SoC for CQU Dual Issue Machine☆12Sep 20, 2022Updated 3 years ago
- CPU敏捷开发框架（龙芯杯2024）☆26Sep 6, 2024Updated last year
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆17Sep 29, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Aug 29, 2023Updated 2 years ago
- CQU Dual Issue Machine☆39Jun 23, 2024Updated last year
- RV64emu is a riscv64 emulator written in rust,can run linux !☆23Oct 5, 2024Updated last year
- note about IC knowledge☆10Sep 7, 2022Updated 3 years ago
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Aug 7, 2021Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆46Jul 25, 2024Updated last year
- ☆35Aug 22, 2023Updated 2 years ago
- ☆21May 26, 2025Updated 9 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18May 15, 2022Updated 3 years ago
- ☆30Jan 23, 2025Updated last year
- ☆24Aug 11, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- 2022年龙芯杯个人赛 单发射110M（含icache）☆48Aug 22, 2022Updated 3 years ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆38Jan 26, 2022Updated 4 years ago
- Formal verification tools for Chisel and RISC-V☆13Jul 2, 2024Updated last year
- 适用于龙芯杯团队赛入门选手的应急cache模块☆32Mar 13, 2024Updated 2 years ago
- 2020龙芯杯个人赛 简易双发射60M（含ibuffer）☆41Aug 24, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- 🎞 Implementation of several Branch Prediction algorithms and analysis on their effectiveness on real-world program traces.☆21Apr 10, 2021Updated 4 years ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Aug 20, 2022Updated 3 years ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago
- Booting multi-processors on x86 bare-metal.☆12Feb 25, 2022Updated 4 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- A paper review list for computer architecture and systems research, maintained by the LEMONADE group at Peking University.☆16Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆202Oct 14, 2024Updated last year
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- Generic C-like Preprocessor for Rust☆13Jun 27, 2023Updated 2 years ago
- Our repository for NSCSCC☆19Feb 22, 2025Updated last year
- Environment control for benchmarks☆14Feb 10, 2025Updated last year
- ☆22May 10, 2022Updated 3 years ago
- ☆15Jun 14, 2022Updated 3 years ago