cyyself / soc-simulatorLinks
A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
☆51Updated last month
Alternatives and similar repositories for soc-simulator
Users that are interested in soc-simulator are comparing it to the libraries listed below
Sorting:
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- CQU Dual Issue Machine☆38Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- ☆71Updated this week
- ☆65Updated last month
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Updated 9 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- ☆66Updated last year
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Updated last year
- ☆22Updated last year
- Documentation for XiangShan Design☆41Updated last week
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 10 months ago
- "aura" my super-scalar O3 cpu core☆25Updated last year
- ☆92Updated 4 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 4 years ago
- ☆35Updated 2 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆54Updated 3 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated 2 months ago
- Pick your favorite language to verify your chip.☆77Updated this week
- ☆30Updated last year
- ☆90Updated 2 months ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Updated last week
- ☆123Updated this week
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Updated last year
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆45Updated 5 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆195Updated last year