cyyself / soc-simulatorLinks
A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
☆49Updated 9 months ago
Alternatives and similar repositories for soc-simulator
Users that are interested in soc-simulator are comparing it to the libraries listed below
Sorting:
- CQU Dual Issue Machine☆35Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆67Updated 5 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 3 months ago
- ☆44Updated this week
- ☆86Updated 3 months ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆74Updated 3 months ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- ☆66Updated 11 months ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- ☆19Updated 11 months ago
- Pick your favorite language to verify your chip.☆60Updated this week
- Modern co-simulation framework for RISC-V CPUs☆147Updated this week
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆36Updated 3 years ago
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆176Updated 9 months ago
- 第六届龙芯杯混元形意太极门战队作品☆18Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Documentation for XiangShan Design☆29Updated 2 weeks ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆22Updated 5 months ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆28Updated 11 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 基于difftest改进的CPU敏捷开发框架(龙芯杯2024)☆24Updated 10 months ago
- ☆93Updated this week