☆168Jul 16, 2021Updated 5 years ago
Alternatives and similar repositories for labeled-RISC-V
Users that are interested in labeled-RISC-V are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Full-system simulator for PARD architecture based on gem5☆53Jun 3, 2015Updated 11 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 11 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 11 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆166Jan 25, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- Wrapper for Rocket-Chip on FPGAs☆142Oct 5, 2022Updated 4 years ago
- ☆22Nov 3, 2025Updated 11 months ago
- Rocket Chip Generator☆3,894Sep 13, 2026Updated last month
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,058Updated this week
- ☆22Oct 24, 2020Updated 6 years ago
- A template project for beginning new Chisel work☆710Feb 24, 2026Updated 8 months ago
- chisel tutorial exercises and answers☆758Jan 6, 2022Updated 4 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆30Oct 3, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- ☆38Sep 15, 2021Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 6 years ago
- vector multiplication adder accelerator (using chisel 3 and RocketChip RoCC ) 向量乘法累加加速器☆54Apr 6, 2020Updated 6 years ago
- Quick & Flexible Rack-Scale Computer Architecture Simulator☆56Updated this week
- ☆91Updated this week
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- Support for Rocket Chip on Zynq FPGAs☆425Jan 29, 2019Updated 7 years ago
- ☆36Dec 14, 2025Updated 10 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- caijiqhx notes☆16Oct 26, 2024Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆65Mar 21, 2023Updated 3 years ago
- Chisel: A Modern Hardware Design Language☆4,827Updated this week
- ☆86Jun 1, 2022Updated 4 years ago
- Open-source high-performance RISC-V processor☆7,358Updated this week
- MIPS CPU☆14Dec 10, 2020Updated 5 years ago
- The 3rd Iteration of the Berkeley RISC-V DMA Accelerator☆29Nov 21, 2019Updated 6 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 4 years ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 8 years ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- Public code repository for Trumpet: Timely and Precise Triggers in Data Centers☆17Oct 6, 2016Updated 10 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 8 years ago
- ☆53Oct 20, 2026Updated last week