☆169Jul 16, 2021Updated 4 years ago
Alternatives and similar repositories for labeled-RISC-V
Users that are interested in labeled-RISC-V are comparing it to the libraries listed below
Sorting:
- ☆10Nov 12, 2019Updated 6 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆162Jan 25, 2024Updated 2 years ago
- LeapIO: Efficient and Portable Virtual NVMe Storage on ARM SoCs (ASPLOS'20)☆29Oct 3, 2021Updated 4 years ago
- XiangShan Frontend Develop Environment☆68Updated this week
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Rocket Chip Generator☆3,696Updated this week
- Wrapper for Rocket-Chip on FPGAs☆137Oct 5, 2022Updated 3 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Updated this week
- chisel tutorial exercises and answers☆747Jan 6, 2022Updated 4 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- A Vector Caching Scheme for Streaming FPGA SpMV Accelerators☆10Sep 7, 2015Updated 10 years ago
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- ☆22Oct 24, 2020Updated 5 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Jul 14, 2020Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Mar 29, 2022Updated 3 years ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- ☆71Feb 2, 2026Updated last month
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Chisel3 implementation of IEEE-754 compliant floating point data type (logic & representation)☆11Dec 16, 2019Updated 6 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- DeepMatch: Practical Deep Packet Inspection in the Data Plane using Network Processors☆15Dec 21, 2020Updated 5 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆279Feb 20, 2026Updated last week
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆78May 24, 2020Updated 5 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- ☆29Feb 2, 2017Updated 9 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- Verdi like, verilog code signal trace and show hierarchy script☆19Oct 16, 2019Updated 6 years ago