OSCPU / chisel-playgroundLinks
☆67Updated 8 months ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- ☆83Updated 6 months ago
- ☆87Updated 3 weeks ago
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- Pick your favorite language to verify your chip.☆70Updated this week
- ☆104Updated last week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 6 months ago
- ☆30Updated 2 months ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated this week
- Documentation for XiangShan Design☆35Updated last week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 3 weeks ago
- ☆22Updated 2 years ago
- ☆64Updated 3 years ago
- Run rocket-chip on FPGA☆76Updated this week
- Chisel examples and code snippets☆259Updated 3 years ago
- XiangShan Frontend Develop Environment☆67Updated 3 weeks ago
- Verilog Implementation of TAGE based predictor by Andre Seznec and Pierre Michaud☆21Updated 7 years ago
- 关于移植模型至gemmini的文档☆30Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆43Updated last year
- Advanced Architecture Labs with CVA6☆68Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Open source high performance IEEE-754 floating unit☆85Updated last year
- A Study of the SiFive Inclusive L2 Cache☆67Updated last year
- An almost empty chisel project as a starting point for hardware design☆33Updated 8 months ago
- ☆70Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago