☆71Feb 2, 2026Updated 3 weeks ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated last month
- ☆66Aug 5, 2024Updated last year
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 9 months ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- ☆15Feb 5, 2026Updated 3 weeks ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- ☆42Dec 5, 2025Updated 2 months ago
- ☆12Jan 19, 2022Updated 4 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- ☆92Nov 12, 2025Updated 3 months ago
- RISC-V SoC designed by students in UCAS☆1,508Jan 14, 2026Updated last month
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- Digital Design with Chisel☆898Updated this week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- Run rocket-chip on FPGA☆77Nov 16, 2025Updated 3 months ago
- ☆66Dec 27, 2025Updated 2 months ago
- XiangShan Frontend Develop Environment☆68Updated this week
- ☆21May 26, 2025Updated 9 months ago
- TileLink Uncached Lightweight (TL-UL) implementation on Chisel.☆22Nov 21, 2020Updated 5 years ago
- Chisel HDL example applications☆30Aug 11, 2022Updated 3 years ago
- Documentation for XiangShan Design☆42Feb 3, 2026Updated 3 weeks ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Basic chisel difftest environment for RTL design (WIP☆20Mar 8, 2025Updated 11 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- Reasoning LLMs optimized for Chisel code generation☆23Jun 19, 2025Updated 8 months ago