OSCPU / chisel-playgroundLinks
☆67Updated 7 months ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- ☆83Updated 5 months ago
- ☆87Updated 2 weeks ago
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆52Updated 3 years ago
- Documentation for XiangShan Design☆32Updated this week
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 5 months ago
- Modern co-simulation framework for RISC-V CPUs☆157Updated this week
- Pick your favorite language to verify your chip.☆70Updated last week
- ☆103Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆180Updated 11 months ago
- ☆22Updated 2 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 3 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated last week
- ☆64Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆41Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- ☆28Updated 2 months ago
- XiangShan Frontend Develop Environment☆66Updated last week
- ☆44Updated 3 years ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- Advanced Architecture Labs with CVA6☆68Updated last year
- ☆18Updated 2 years ago
- ☆55Updated 3 weeks ago
- Open source high performance IEEE-754 floating unit☆84Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- ☆70Updated 2 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago