☆71Feb 2, 2026Updated last month
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- The 'missing header' for Chisel☆24Feb 5, 2026Updated last month
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆66Aug 5, 2024Updated last year
- A template project for beginning new Chisel work☆694Feb 24, 2026Updated 3 weeks ago
- Second Prize in NSCSCC 2024. An out-of-order CPU designed by NoAXI team from HDU. 2024年全国大学生计算机系统能力大赛CPU设计赛（龙芯杯）团队赛二等奖作品☆23Sep 14, 2024Updated last year
- A Scala library for Context-Dependent Environments☆51Apr 25, 2024Updated last year
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- ☆11Dec 23, 2025Updated 2 months ago
- Simple RISC-V 3-stage Pipeline in Chisel☆603Aug 9, 2024Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- A docker image for One Student One Chip's debug exam☆10Sep 22, 2023Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,117Sep 10, 2024Updated last year
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆67Mar 14, 2026Updated last week
- ☆16Mar 13, 2026Updated last week
- Chisel examples and code snippets☆271Aug 1, 2022Updated 3 years ago
- A framework for building hardware verification platform using software method☆33Dec 24, 2025Updated 2 months ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 10 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- For contributions of Chisel IP to the chisel community.☆71Nov 7, 2024Updated last year
- Nix template for the chisel-based industrial designing flows.☆56Apr 23, 2025Updated 10 months ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- Digital Design with Chisel☆899Mar 13, 2026Updated last week
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆32Mar 13, 2024Updated 2 years ago
- ☆67Mar 3, 2026Updated 2 weeks ago
- ☆44Dec 5, 2025Updated 3 months ago
- NJU Virtual Board☆304Sep 5, 2025Updated 6 months ago
- ☆93Nov 12, 2025Updated 4 months ago
- ☆21May 26, 2025Updated 9 months ago
- The Scala parser to parse riscv/riscv-opcodes generate☆25Jan 21, 2026Updated last month
- Documentation for XiangShan Design☆42Updated this week
- Open-source high-performance non-blocking cache☆94Feb 13, 2026Updated last month
- ☆25Dec 4, 2025Updated 3 months ago
- ☆33Mar 20, 2025Updated last year
- Open-source high-performance RISC-V processor☆6,904Updated this week