OSCPU / chisel-playgroundLinks
☆68Updated 9 months ago
Alternatives and similar repositories for chisel-playground
Users that are interested in chisel-playground are comparing it to the libraries listed below
Sorting:
- ☆86Updated 3 weeks ago
- ☆89Updated 2 months ago
- ☆67Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- ☆113Updated this week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆215Updated last week
- Modern co-simulation framework for RISC-V CPUs☆159Updated this week
- Pick your favorite language to verify your chip.☆74Updated 3 weeks ago
- Documentation for XiangShan Design☆36Updated last month
- "aura" my super-scalar O3 cpu core☆24Updated last year
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆31Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- Run rocket-chip on FPGA☆76Updated 2 weeks ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆188Updated last year
- A Study of the SiFive Inclusive L2 Cache☆69Updated last year
- ☆64Updated 3 years ago
- ☆32Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 3 weeks ago
- ☆22Updated 2 years ago
- ☆19Updated 2 years ago
- An almost empty chisel project as a starting point for hardware design☆33Updated 10 months ago
- Advanced Architecture Labs with CVA6☆71Updated last year
- ☆37Updated 7 years ago
- chipyard in mill :P☆77Updated 2 years ago
- A series of RISC-V soft core processor written from scratch. Now, we're using all open-source toolchain (chisel, mill, verilator, NEMU, …☆44Updated 2 years ago
- Chisel examples and code snippets☆262Updated 3 years ago
- Open source high performance IEEE-754 floating unit☆86Updated last year
- ☆63Updated last month
- XiangShan Frontend Develop Environment☆68Updated 2 weeks ago
- Build mini linux for your own RISC-V emulator!☆24Updated last year