chisel tutorial exercises and answers
☆757Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-tutorial
Users that are interested in chisel-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,163Sep 21, 2026Updated 2 weeks ago
- A template project for beginning new Chisel work☆708Feb 24, 2026Updated 7 months ago
- Chisel: A Modern Hardware Design Language☆4,807Updated this week
- Rocket Chip Generator☆3,881Sep 13, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆759Sep 1, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Digital Design with Chisel☆940Updated this week
- Flexible Intermediate Representation for RTL☆746Aug 20, 2024Updated 2 years ago
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆234Aug 19, 2024Updated 2 years ago
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆250Apr 29, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆619Aug 9, 2024Updated 2 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,414Updated this week
- Chisel examples and code snippets☆286Aug 1, 2022Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,257Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆224Jan 23, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated 2 years ago
- Common RTL blocks used in SiFive's projects☆194May 13, 2022Updated 4 years ago
- Source files for SiFive's Freedom platforms☆1,148Jul 17, 2026Updated 2 months ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,045Updated this week
- Support for Rocket Chip on Zynq FPGAs☆424Jan 29, 2019Updated 7 years ago
- ☆393Aug 19, 2026Updated last month
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 3 years ago
- A Style Guide for the Chisel Hardware Construction Language☆110Jul 16, 2021Updated 5 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆3,150Updated this week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 6 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,195Dec 22, 2022Updated 3 years ago
- Berkeley's Spatial Array Generator☆1,501Updated this week
- Spike, a RISC-V ISA Simulator☆3,239Updated this week
- ☆12Apr 29, 2022Updated 4 years ago
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,281Sep 27, 2026Updated last week
- RISC-V Torture Test☆225Jul 11, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Scala based HDL☆2,051Updated this week
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆237Nov 7, 2025Updated 11 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 3 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆240Dec 22, 2025Updated 9 months ago