chisel tutorial exercises and answers
☆752Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-tutorial
Users that are interested in chisel-tutorial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,133Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆698Feb 24, 2026Updated 2 months ago
- Chisel: A Modern Hardware Design Language☆4,661Updated this week
- Rocket Chip Generator☆3,768Apr 21, 2026Updated 3 weeks ago
- educational microarchitectures for risc-v isa☆748Sep 1, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Digital Design with Chisel☆914Apr 30, 2026Updated 2 weeks ago
- Flexible Intermediate Representation for RTL☆750Aug 20, 2024Updated last year
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆235Aug 19, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,251Apr 29, 2026Updated 2 weeks ago
- A Library of Chisel3 Tools for Digital Signal Processing☆248Apr 29, 2024Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆609Aug 9, 2024Updated last year
- Chisel examples and code snippets☆279Aug 1, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,161Mar 11, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆223Jan 23, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆157Aug 21, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,015Updated this week
- Support for Rocket Chip on Zynq FPGAs☆422Jan 29, 2019Updated 7 years ago
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- ☆379Sep 12, 2025Updated 8 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 3 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,939May 13, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Berkeley's Spatial Array Generator☆1,306Mar 29, 2026Updated last month
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,191Dec 22, 2022Updated 3 years ago
- Spike, a RISC-V ISA Simulator☆3,105Updated this week
- RISC-V Torture Test☆216Jul 11, 2024Updated last year
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,142Feb 11, 2026Updated 3 months ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆103Nov 22, 2019Updated 6 years ago
- Scala based HDL☆1,984May 9, 2026Updated last week
- Chisel Learning Journey☆109Apr 5, 2023Updated 3 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A Chisel RTL generator for network-on-chip interconnects☆231Nov 7, 2025Updated 6 months ago
- The root repo for lowRISC project and FPGA demos.☆601Aug 3, 2023Updated 2 years ago
- ☆11Apr 29, 2022Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆61Oct 1, 2023Updated 2 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆237Dec 22, 2025Updated 4 months ago
- Comment on the rocket-chip source code☆179Oct 19, 2018Updated 7 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆4,149Jun 27, 2024Updated last year