chisel tutorial exercises and answers
☆747Jan 6, 2022Updated 4 years ago
Alternatives and similar repositories for chisel-tutorial
Users that are interested in chisel-tutorial are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,108Sep 10, 2024Updated last year
- A template project for beginning new Chisel work☆691Jan 29, 2026Updated 3 weeks ago
- Chisel: A Modern Hardware Design Language☆4,588Updated this week
- Rocket Chip Generator☆3,696Updated this week
- educational microarchitectures for risc-v isa☆740Sep 1, 2025Updated 5 months ago
- Digital Design with Chisel☆898Updated this week
- The batteries-included testing and formal verification library for Chisel-based RTL designs.☆233Aug 19, 2024Updated last year
- Provides various testers for chisel users☆101Jan 12, 2023Updated 3 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆244Apr 29, 2024Updated last year
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated last year
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,143Feb 20, 2026Updated last week
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- Chisel examples and code snippets☆268Aug 1, 2022Updated 3 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,079Feb 5, 2026Updated 3 weeks ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Chisel/Firrtl execution engine☆155Aug 21, 2024Updated last year
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆997Feb 20, 2026Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆109Jul 16, 2021Updated 4 years ago
- Support for Rocket Chip on Zynq FPGAs☆415Jan 29, 2019Updated 7 years ago
- Chisel components for FPGA projects☆128Sep 19, 2023Updated 2 years ago
- ☆367Sep 12, 2025Updated 5 months ago
- Provides dot visualizations of chisel/firrtl circuits☆123Apr 14, 2023Updated 2 years ago
- The CORE-V CVA6 is a highly configurable, 6-stage RISC-V core for both application and embedded applications. Application class configura…☆2,817Feb 18, 2026Updated last week
- RISC-V Torture Test☆214Jul 11, 2024Updated last year
- Berkeley's Spatial Array Generator☆1,225Updated this week
- A FPGA friendly 32 bit RISC-V CPU implementation☆3,026Feb 11, 2026Updated 2 weeks ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- Scala based HDL☆1,924Feb 18, 2026Updated last week
- Spike, a RISC-V ISA Simulator☆3,023Feb 13, 2026Updated 2 weeks ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆227Feb 19, 2026Updated last week
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- A Chisel RTL generator for network-on-chip interconnects☆226Nov 7, 2025Updated 3 months ago
- A Linux-capable RISC-V multicore for and by the world☆769Feb 9, 2026Updated 2 weeks ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆235Dec 22, 2025Updated 2 months ago
- RISC-V Formal Verification Framework☆625Apr 6, 2022Updated 3 years ago
- RISC-V Tools (ISA Simulator and Tests)☆1,176Dec 22, 2022Updated 3 years ago
- PicoRV32 - A Size-Optimized RISC-V CPU☆3,966Jun 27, 2024Updated last year
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆176Jun 18, 2020Updated 5 years ago