ucb-bar / chisel-tutorialLinks
chisel tutorial exercises and answers
☆739Updated 3 years ago
Alternatives and similar repositories for chisel-tutorial
Users that are interested in chisel-tutorial are comparing it to the libraries listed below
Sorting:
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,058Updated 11 months ago
- Digital Design with Chisel☆855Updated this week
- A template project for beginning new Chisel work☆659Updated 3 months ago
- educational microarchitectures for risc-v isa☆719Updated 5 months ago
- Flexible Intermediate Representation for RTL☆747Updated last year
- Simple RISC-V 3-stage Pipeline in Chisel☆588Updated last year
- CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform☆1,109Updated 2 months ago
- Support for Rocket Chip on Zynq FPGAs☆411Updated 6 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆1,937Updated this week
- RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.☆361Updated 8 years ago
- Chisel examples and code snippets☆257Updated 3 years ago
- RISC-V Cores, SoC platforms and SoCs☆895Updated 4 years ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆1,956Updated 3 months ago
- VeeR EH1 core☆889Updated 2 years ago
- Random instruction generator for RISC-V processor verification☆1,153Updated 2 months ago
- Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro☆984Updated last week
- This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…☆509Updated 8 months ago
- The OpenPiton Platform☆727Updated last month
- RISC-V Formal Verification Framework☆607Updated 3 years ago
- synthesiseable ieee 754 floating point library in verilog☆664Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆954Updated 2 months ago
- 32-bit Superscalar RISC-V CPU☆1,086Updated 3 years ago
- ☆1,043Updated 2 months ago
- OpenXuantie - OpenC910 Core☆1,300Updated last year
- Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.☆1,609Updated 2 weeks ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,353Updated last week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆453Updated 3 weeks ago
- ☆336Updated 11 months ago
- RISC-V Tools (ISA Simulator and Tests)☆1,171Updated 2 years ago
- This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…☆438Updated 3 months ago