Alternatives and similar repositories for chisel-tutorial:

Users that are interested in chisel-tutorial are comparing it to the libraries listed below

• freechipsproject / chisel-bootcamp
  Generator Bootcamp Material: Learn Chisel the Right Way
  ☆1,017Updated 6 months ago
• ucb-bar / riscv-sodor
  educational microarchitectures for risc-v isa
  ☆707Updated last week
• schoeberl / chisel-book
  Digital Design with Chisel
  ☆813Updated last week
• chipsalliance / chisel-template
  A template project for beginning new Chisel work
  ☆623Updated last month
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆563Updated 7 months ago
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆738Updated 7 months ago
• ucb-bar / chipyard
  An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
  ☆1,780Updated last week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• riscv-boom / riscv-boom
  SonicBOOM: The Berkeley Out-of-Order Machine
  ☆1,840Updated last week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,075Updated last month
• chipsalliance / Cores-VeeR-EH1
  VeeR EH1 core
  ☆860Updated last year
• SymbioticEDA / riscv-formal
  RISC-V Formal Verification Framework
  ☆597Updated 2 years ago
• riscvarchive / riscv-cores-list
  RISC-V Cores, SoC platforms and SoCs
  ☆863Updated 3 years ago
• ucb-bar / fpga-zynq
  Support for Rocket Chip on Zynq FPGAs
  ☆406Updated 6 years ago
• schoeberl / chisel-examples
  Chisel examples and code snippets
  ☆246Updated 2 years ago
• SpinalHDL / SpinalHDL
  Scala based HDL
  ☆1,741Updated this week
• ridecore / ridecore
  RIDECORE (RIsc-v Dynamic Execution CORE) is an Out-of-Order RISC-V processor written in Verilog HDL.
  ☆342Updated 7 years ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆405Updated this week
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆961Updated 3 years ago
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,233Updated 3 weeks ago
• lowRISC / ibex
  Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy.
  ☆1,491Updated 3 weeks ago
• eugene-tarassov / vivado-risc-v
  Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro
  ☆917Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆587Updated 2 weeks ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆672Updated last week
• lowRISC / lowrisc-chip
  The root repo for lowRISC project and FPGA demos.
  ☆595Updated last year
• ucb-bar / berkeley-hardfloat
  ☆311Updated 6 months ago
• riscv-software-src / riscv-tests
  ☆950Updated 2 weeks ago
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆506Updated this week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆460Updated last month
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆481Updated 3 months ago