NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching
☆1,091Nov 14, 2025Updated 3 months ago
Alternatives and similar repositories for nemu
Users that are interested in nemu are comparing it to the libraries listed below
Sorting:
- A minimal, modularized, and machine-independent hardware abstraction layer☆525Dec 23, 2025Updated 2 months ago
- The wrapper repo for NJU ICS PA.☆487Aug 26, 2025Updated 6 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- ☆598Aug 20, 2025Updated 6 months ago
- ☆104Nov 17, 2025Updated 3 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- AbstractMachine kernels☆69Dec 17, 2025Updated 2 months ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- 本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。☆363Jun 3, 2023Updated 2 years ago
- The MOSAIC Operating Systems Model and Checker☆207May 8, 2023Updated 2 years ago
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- 软件所PLCT实验室在开源领域的不定期简报☆648Feb 5, 2026Updated 3 weeks ago
- Xv6 for RISC-V☆9,257Dec 17, 2025Updated 2 months ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,138Sep 3, 2025Updated 6 months ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,096Apr 28, 2025Updated 10 months ago
- ☆20Sep 2, 2022Updated 3 years ago
- 给NEMU移植Linux Kernel!☆22Jun 1, 2025Updated 9 months ago
- Rust version of THU uCore OS. Linux compatible.☆3,663Aug 24, 2023Updated 2 years ago
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- ☆10Nov 12, 2019Updated 6 years ago
- ☆36Jul 22, 2025Updated 7 months ago
- Digital Design with Chisel☆898Updated this week
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,247Feb 10, 2026Updated 3 weeks ago
- GNU toolchain for RISC-V, including GCC☆4,381Feb 13, 2026Updated 2 weeks ago
- https://learningos.cn/os-lectures/ 2026年春季OS课程Slides\实验指导\思维导图\挑战项目等☆785Updated this week
- Build your own Riscv Emulator in Rust.☆107Jul 25, 2022Updated 3 years ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Learn how to write a minimal working linker from scratch☆109Apr 24, 2024Updated last year
- ☆24Nov 16, 2019Updated 6 years ago
- The official repository for the gem5 computer-system architecture simulator.☆2,480Updated this week
- Spike, a RISC-V ISA Simulator☆3,024Updated this week
- ☆22Nov 25, 2023Updated 2 years ago
- Let's write an OS which can run on RISC-V in Rust from scratch!☆1,976Apr 25, 2025Updated 10 months ago
- SonicBOOM: The Berkeley Out-of-Order Machine☆2,083Feb 5, 2026Updated 3 weeks ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆182Jun 28, 2021Updated 4 years ago
- A tiny C header-only risc-v emulator.☆2,069Dec 21, 2025Updated 2 months ago