NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching
☆1,132Aug 12, 2026Updated 2 months ago
Alternatives and similar repositories for nemu
Users that are interested in nemu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A minimal, modularized, and machine-independent hardware abstraction layer☆548Jul 28, 2026Updated 3 months ago
- The wrapper repo for NJU ICS PA.☆514Aug 12, 2026Updated 2 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆352Updated this week
- ☆611Aug 18, 2026Updated 2 months ago
- AbstractMachine kernels☆73Jul 27, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NJU Virtual Board☆342Oct 12, 2026Updated 2 weeks ago
- ☆116Aug 14, 2026Updated 2 months ago
- RISC-V SoC designed by students in UCAS☆1,561Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆681Aug 13, 2024Updated 2 years ago
- Modern co-simulation framework for RISC-V CPUs☆191Updated this week
- A RISC-V ELF psABI Document☆857Updated this week
- 给NEMU移植Linux Kernel!☆23Jun 1, 2025Updated last year
- ☆14Mar 18, 2026Updated 7 months ago
- ☆19Sep 2, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Open-source high-performance RISC-V processor☆7,358Updated this week
- The MOSAIC Operating Systems Model and Checker☆217May 8, 2023Updated 3 years ago
- PLCT实验室的公开演讲，或者决定公开的组内报告☆1,148Sep 3, 2025Updated last year
- 本课程基于Rui的chibicc，@sunshaoce和@ksco将其由原来的X86架构改写为RISC-V 64架构，同时加入了大量的中文注释，并且配有316节对应于每一个commit的课程，帮助读者可以层层推进、逐步深入的学习编译器的构造。☆367Jun 3, 2023Updated 3 years ago
- Xv6 for RISC-V☆10,719Updated this week
- ☆10Nov 12, 2019Updated 6 years ago
- 《从头写一个RISC-V OS》课程配套的资源☆1,140May 10, 2026Updated 5 months ago
- ☆183Oct 14, 2026Updated 2 weeks ago
- ☆24Nov 16, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆40Jul 22, 2025Updated last year
- ☆30Jun 19, 2025Updated last year
- 软件所PLCT实验室在开源领域的不定期简报☆643Oct 8, 2026Updated 3 weeks ago
- ☆91Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆970Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆220Sep 24, 2026Updated last month
- Basic chisel difftest environment for RTL design (WIP☆21Mar 8, 2025Updated last year
- 一生一芯的信息发布和内容网站☆140Nov 21, 2023Updated 2 years ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆186Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Rust version of THU uCore OS. Linux compatible.☆3,685Aug 24, 2023Updated 3 years ago
- GNU toolchain for RISC-V, including GCC☆4,655Updated this week
- RISC-V Supervisor Binary Interface (RISC-V SBI) library in Rust; runs on M or HS mode; good support for embedded Rust ecosystem. For bina…☆1,340Updated this week
- Digital Design with Chisel☆944Updated this week
- The official repository for the gem5 computer-system architecture simulator.☆2,904Updated this week
- Spike, a RISC-V ISA Simulator☆3,268Updated this week
- Build mini linux for your own RISC-V emulator!☆25Sep 11, 2024Updated 2 years ago