NJU-ProjectN / nvboard
NJU Virtual Board
☆249Updated last month
Alternatives and similar repositories for nvboard:
Users that are interested in nvboard are comparing it to the libraries listed below
- ☆129Updated 5 months ago
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆501Updated 5 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆133Updated 3 months ago
- NSCSCC 信息整合☆226Updated 3 years ago
- ☆61Updated 5 months ago
- 一生一芯的信息发布和内容网站☆125Updated last year
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆122Updated 7 months ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated 10 months ago
- ☆129Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆118Updated 4 years ago
- ☆85Updated 2 months ago
- ☆31Updated last year
- ☆65Updated 2 weeks ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- An exquisite superscalar RV32GC processor.☆149Updated 2 weeks ago
- ☆49Updated last month
- ☆78Updated last month
- ☆253Updated this week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆167Updated 3 years ago
- ☆54Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated 10 months ago
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆34Updated 4 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆62Updated 2 years ago
- All in one vscode plugin for HDL development☆452Updated last week
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆25Updated 2 years ago
- Development using Verilog programing language and Vivado IDE .☆14Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆111Updated 2 months ago
- ☆119Updated 2 years ago
- riscv指令集,单周期以及五级流水线CPU☆31Updated 3 weeks ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆139Updated 6 years ago