NJU Virtual Board
☆300Sep 5, 2025Updated 5 months ago
Alternatives and similar repositories for nvboard
Users that are interested in nvboard are comparing it to the libraries listed below
Sorting:
- ☆165Feb 22, 2026Updated last week
- ☆93Nov 12, 2025Updated 3 months ago
- ☆93Sep 30, 2025Updated 5 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- ☆66Aug 5, 2024Updated last year
- ☆104Nov 17, 2025Updated 3 months ago
- ☆71Feb 2, 2026Updated last month
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Unofficial guide for ysyx students applying to ShanghaiTech University☆23Feb 25, 2025Updated last year
- ☆18May 31, 2022Updated 3 years ago
- 一生一芯的信息发布和内容网站☆136Nov 21, 2023Updated 2 years ago
- Simple RISC-V 3-stage Pipeline in Chisel☆604Aug 9, 2024Updated last year
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- An open-source EDA infrastructure and tools from netlist to GDS☆490Jan 10, 2026Updated last month
- All in one vscode plugin for HDL development☆1,041May 26, 2025Updated 9 months ago
- An embed RISC-V Core with RV32IMZicsr ISA named SparrowRV.☆75Jan 15, 2023Updated 3 years ago
- A RISC-V ELF psABI Document☆832Feb 6, 2026Updated 3 weeks ago
- ☆22Nov 25, 2023Updated 2 years ago
- ☆598Aug 20, 2025Updated 6 months ago
- ☆14Jul 23, 2025Updated 7 months ago
- Open-source high-performance RISC-V processor☆6,885Updated this week
- GPGPU processor supporting RISCV-V extension, developed with Chisel HDL☆871Jan 31, 2026Updated last month
- The 'missing header' for Chisel☆23Feb 5, 2026Updated 3 weeks ago
- Writing a hypervisor in Rust☆11Apr 1, 2025Updated 11 months ago
- ☆21May 26, 2025Updated 9 months ago
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated last week
- Digital Design with Chisel☆898Updated this week
- Generator Bootcamp Material: Learn Chisel the Right Way☆1,113Sep 10, 2024Updated last year
- The Scala parser to parse riscv/riscv-opcodes generate☆24Jan 21, 2026Updated last month
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- ☆11Dec 23, 2025Updated 2 months ago
- A minimal, modularized, and machine-independent hardware abstraction layer☆525Dec 23, 2025Updated 2 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,381Updated this week
- Learn how to write a minimal working linker from scratch☆109Apr 24, 2024Updated last year
- ☆19Jan 16, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆26Jan 2, 2025Updated last year