OSCPU / NutShell-doc

Related projects ⓘ

Alternatives and complementary repositories for NutShell-doc

• OpenXiangShan / XiangShan-doc
  Documentation for XiangShan
  ☆350Updated this week
• OpenXiangShan / difftest
  Modern co-simulation framework for RISC-V CPUs
  ☆118Updated this week
• OSCPU / ysyx
  一生一芯的信息发布和内容网站
  ☆123Updated last year
• sycuricon / starship
  Run rocket-chip on FPGA
  ☆61Updated last week
• arch-simulator-sig / advanced-computer-architecture
  体系结构研讨 + ysyx高阶大纲 (WIP
  ☆116Updated last month
• OpenXiangShan / NEMU
  ☆236Updated this week
• whik / e200_opensource
  The Ultra-Low Power RISC Core
  ☆47Updated 5 years ago
• microdynamics-cpu / tree-core-ide
  The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…
  ☆99Updated 2 years ago
• THU-DSP-LAB / ventus-gpgpu
  GPGPU processor supporting RISCV-V extension, developed with Chisel HDL
  ☆635Updated this week
• OSCPU / ysyxSoC
  ☆76Updated 2 months ago
• cnrv / fpga-rocket-chip
  Wrapper for Rocket-Chip on FPGAs
  ☆125Updated 2 years ago
• meton-robean / ResearchNote
  通过issue和README来记录日常学习研究笔记 关注 机器学习系统，深度学习， LLVM，性能剖视， Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …
  ☆74Updated 4 years ago
• shawn110285 / Cookabarra
  a training-target implementation of rv32im, designed to be simple and easy to understand
  ☆55Updated 2 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆162Updated 3 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆176Updated 2 weeks ago
• cnrv / rocket-chip-read
  Comment on the rocket-chip source code
  ☆168Updated 6 years ago
• RV-BOSC / OpenNoC
  ☆62Updated 3 months ago
• ucb-bar / riscv-mini
  Simple RISC-V 3-stage Pipeline in Chisel
  ☆544Updated 3 months ago
• riscv-mcu / hbird-sdk
  OpenSource HummingBird RISC-V Software Development Kit
  ☆143Updated 11 months ago
• Evensgn / RISC-V-CPU
  RISC-V CPU with 5-stage pipeline, implemented in Verilog HDL.
  ☆238Updated 6 years ago
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• risclite / SuperScalar-RISCV-CPU
  SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz.
  ☆199Updated 4 years ago
• cnrv / home
  为推广RISC-V尽些薄力
  ☆306Updated last year
• kaitoukito / Integrated-Circuit-Textbooks
  Collect some IC textbooks for learning.
  ☆104Updated 2 years ago
• LvNA-system / labeled-RISC-V
  ☆165Updated 3 years ago
• lizhirui / DreamCore
  ☆63Updated 2 years ago
• ysyx-ta / ysyx-summer-readings
  ☆60Updated 3 months ago
• cnrv / riscv-soc-book
  关于RISC-V你所需要知道的一切
  ☆542Updated last year
• OpenXiangShan / GEM5
  ☆66Updated this week