☆127Jul 2, 2022Updated 3 years ago
Alternatives and similar repositories for NutShell-doc
Users that are interested in NutShell-doc are comparing it to the libraries listed below
Sorting:
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,815Mar 24, 2021Updated 4 years ago
- A framework for ysyx flow☆13Oct 31, 2024Updated last year
- ☆19May 1, 2023Updated 2 years ago
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 10 years ago
- "aura" my super-scalar O3 cpu core☆25May 25, 2024Updated last year
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- Yet another toy processor implementation☆15Aug 19, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Feb 25, 2026Updated last week
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆32Apr 13, 2025Updated 10 months ago
- Modern co-simulation framework for RISC-V CPUs☆172Updated this week
- CPU敏捷开发框架（龙芯杯2024）☆25Sep 6, 2024Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆626Aug 13, 2024Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Aug 29, 2023Updated 2 years ago
- ☆93Sep 30, 2025Updated 5 months ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- ☆66Aug 5, 2024Updated last year
- A template project for beginning new Chisel work☆692Feb 24, 2026Updated last week
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆32Aug 9, 2024Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆199Oct 14, 2024Updated last year
- Open-source high-performance RISC-V processor☆6,885Updated this week
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆51Dec 18, 2025Updated 2 months ago
- ☆10Aug 4, 2022Updated 3 years ago
- System-on-chip design for NOP in NSCSCC 2023.☆12Aug 21, 2023Updated 2 years ago
- ☆15Updated this week
- The Ultra-Low Power RISC-V Core☆1,738Aug 6, 2025Updated 6 months ago
- DIY Compiler☆45Jun 11, 2024Updated last year
- ☆165Feb 22, 2026Updated last week
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- 北航编译原理 2020 课设 / BUAA Compiler 2020 / Naive speedrun useless compiler☆14Oct 23, 2022Updated 3 years ago
- The official website of One Student One Chip project.☆11Feb 5, 2026Updated 3 weeks ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more☆2,149Updated this week
- ☆14Jul 23, 2025Updated 7 months ago
- Documentation for XiangShan☆433Updated this week
- NJU Virtual Board☆300Sep 5, 2025Updated 6 months ago