OSCPU / NutShell-docLinks
☆123Updated 3 years ago
Alternatives and similar repositories for NutShell-doc
Users that are interested in NutShell-doc are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆426Updated last week
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆175Updated 4 years ago
- ☆209Updated 6 months ago
- Super fast RISC-V ISA emulator for XiangShan processor☆295Updated last week
- 体系 结构研讨 + ysyx高阶大纲 (WIP☆181Updated last year
- ☆87Updated 3 weeks ago
- XiangShan Frontend Develop Environment☆67Updated last month
- 一生一芯的信息发布和内容网站☆135Updated last year
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆53Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆158Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆212Updated 4 months ago
- Run rocket-chip on FPGA☆76Updated last week
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, o…☆112Updated 3 years ago
- ☆64Updated 3 years ago
- 通过issue和README来记录日常学习研究笔记 关注 机器学习系统,深度学习, LLVM,性能剖视, Linux操作系统内核 话题 关注 C/C++. JAVA. Python. Golang. Chisel. 编程语言话题 ( Writing Blogs using …☆77Updated 5 years ago
- Collect some IC textbooks for learning.☆167Updated 3 years ago
- Wrapper for Rocket-Chip on FPGAs☆137Updated 3 years ago
- 为推广RISC-V尽些薄力☆312Updated 2 years ago
- a training-target implementation of rv32im, designed to be simple and easy to understand☆61Updated 3 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆156Updated this week
- This is a repo for recording and reporting RISCV platform's test and measurement continuously.☆59Updated last year
- ☆83Updated 6 months ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆194Updated last year
- Comment on the rocket-chip source code☆179Updated 7 years ago
- ☆67Updated 8 months ago
- An exquisite superscalar RV32GC processor.☆161Updated 9 months ago
- ☆104Updated last week
- ☆67Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago