☆126Jul 2, 2022Updated 4 years ago
Alternatives and similar repositories for NutShell-doc
Users that are interested in NutShell-doc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V SoC designed by students in UCAS☆1,537Jun 5, 2026Updated last month
- ☆19May 1, 2023Updated 3 years ago
- Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2☆2,848Mar 24, 2021Updated 5 years ago
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆22Nov 25, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- "aura" my super-scalar O3 cpu core☆26May 25, 2024Updated 2 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆31Feb 10, 2020Updated 6 years ago
- The User Guide of XiangShan.☆21Jun 1, 2026Updated last month
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Nov 17, 2022Updated 3 years ago
- Build mini linux for your own RISC-V emulator!☆24Sep 11, 2024Updated last year
- Wishbone <-> AXI converters☆13Jun 1, 2015Updated 11 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆52Mar 31, 2026Updated 3 months ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆35Apr 13, 2025Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆96Aug 29, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆18Jun 24, 2024Updated 2 years ago
- 本项目已被合并至官方Chiplab中☆14Jan 13, 2025Updated last year
- How to make undergraduates or new graduates ready for advanced computer architecture research or modern CPU design☆661Aug 13, 2024Updated last year
- ☆67Aug 5, 2024Updated last year
- ☆16Dec 4, 2021Updated 4 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- A RISC-V RV32I ISA Single Cycle CPU☆26May 22, 2025Updated last year
- ☆17Updated this week
- A template project for beginning new Chisel work☆704Feb 24, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Modern co-simulation framework for RISC-V CPUs☆183Updated this week
- Super fast RISC-V ISA emulator for XiangShan processor☆338Updated this week
- Open-source high-performance RISC-V processor☆7,157Updated this week
- ☆95Updated this week
- 体系结构研讨 + ysyx高阶大纲 (WIP☆217Oct 14, 2024Updated last year
- Reindeer Soft CPU for Step CYC10 FPGA board☆27Dec 2, 2020Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆49Jul 25, 2024Updated 2 years ago
- CPU敏捷开发框架（龙芯杯2024）☆28Sep 6, 2024Updated last year
- 龙芯杯21个人赛作品☆36Sep 15, 2021Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- simple RISC-V 64bit emulator, which can boot linux kernel.☆12Oct 16, 2023Updated 2 years ago
- ☆37Nov 11, 2018Updated 7 years ago
- Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.☆35Aug 9, 2024Updated last year
- PulseRain Rattlesnake - RISCV RV32IMC Soft CPU☆34Nov 3, 2019Updated 6 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated last year
- NJU Virtual Board☆323Mar 24, 2026Updated 4 months ago
- The Ultra-Low Power RISC-V Core☆1,890Aug 6, 2025Updated 11 months ago