OSCPU / ysyx
一生一芯的信息发布和内容网站
☆128Updated last year
Alternatives and similar repositories for ysyx:
Users that are interested in ysyx are comparing it to the libraries listed below
- ☆139Updated 6 months ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆145Updated 5 months ago
- ☆62Updated 7 months ago
- ☆59Updated 3 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆128Updated 9 months ago
- ☆79Updated last month
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆122Updated 4 years ago
- NJU Virtual Board☆263Updated 3 months ago
- NSCSCC 信息整合☆234Updated 4 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- ☆34Updated last year
- verilog module add prefix script 可用于ysyx项目添加学号☆13Updated last year
- ☆61Updated last year
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆170Updated 3 years ago
- ☆34Updated 5 years ago
- ☆131Updated last month
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆48Updated last year
- ☆63Updated last month
- ☆122Updated 2 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- 一生一芯 , ysyx , npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆26Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆49Updated 2 years ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆23Updated last year
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- "aura" my super-scalar O3 cpu core☆24Updated 9 months ago
- 2022年龙芯杯个人赛 单发射110M(含icache)☆44Updated 2 years ago
- A small SoC with a pipeline 32-bit RISC-V CPU.☆63Updated 2 years ago