一生一芯的信息发布和内容网站
☆136Nov 21, 2023Updated 2 years ago
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- Documentation for XiangShan☆434Updated this week
- ☆94Sep 30, 2025Updated 5 months ago
- RISC-V SoC designed by students in UCAS☆1,516Jan 14, 2026Updated 2 months ago
- Documentation for Digital Design course☆20Jun 10, 2025Updated 9 months ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆35Jul 17, 2022Updated 3 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- Modern co-simulation framework for RISC-V CPUs☆172Mar 16, 2026Updated last week
- ☆168Mar 4, 2026Updated 2 weeks ago
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆314Mar 11, 2026Updated last week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- ☆10Nov 12, 2019Updated 6 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- NJU Virtual Board☆306Sep 5, 2025Updated 6 months ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,095Nov 14, 2025Updated 4 months ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆22Nov 25, 2023Updated 2 years ago
- ☆42Updated this week
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆6,904Updated this week
- ☆109Nov 17, 2025Updated 4 months ago
- 软件所PLCT实验室在开源领域的不定期简报☆649Mar 6, 2026Updated 2 weeks ago
- Documentation for XiangShan Design☆42Updated this week
- OS Summer of Code 2020 每日学习实践记录（rust 学习 & rcore tutorial rust实现一个riscv操作系统 & rCore 到 zCore 的功能迁移）☆87Mar 26, 2025Updated 11 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆25Mar 8, 2026Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 3 months ago
- A summary of my projects☆49Dec 29, 2025Updated 2 months ago
- CIDR union / subtraction☆14Mar 13, 2026Updated last week
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- PoC LoongArch - RISC-V emulator☆33Feb 17, 2026Updated last month
- Crowdsourced Verification Project (UnityChip Verification) for the Xiangshan Processor☆46Feb 25, 2026Updated 3 weeks ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- All You Need to Know About QDMA☆18Jun 30, 2023Updated 2 years ago
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago