一生一芯的信息发布和内容网站
☆136Nov 21, 2023Updated 2 years ago
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- RISC-V SoC designed by students in UCAS☆1,509Jan 14, 2026Updated last month
- Documentation for XiangShan☆432Feb 17, 2026Updated last week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Modern co-simulation framework for RISC-V CPUs☆171Feb 20, 2026Updated last week
- ☆93Sep 30, 2025Updated 5 months ago
- Documentation for Digital Design course☆20Jun 10, 2025Updated 8 months ago
- 一生一芯 ， ysyx ， npc . the repo of the YSYX project . a riscv-64 CPU . writing .☆34Jul 17, 2022Updated 3 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆311Updated this week
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 4 years ago
- ☆165Feb 22, 2026Updated last week
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- A Rocket-Chip with a Dynamically Randomized LLC☆13Sep 18, 2024Updated last year
- GNU GRUB https://git.savannah.gnu.org/git/grub.git☆16Aug 2, 2023Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- A summary of my projects☆49Dec 29, 2025Updated 2 months ago
- NJU Virtual Board☆300Sep 5, 2025Updated 5 months ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- Tsinghua Advanced Networking Labs on FPGA☆39Oct 24, 2024Updated last year
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- PoC LoongArch - RISC-V emulator☆33Feb 17, 2026Updated last week
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Oct 31, 2024Updated last year
- Rcore Virtual Machine☆115Mar 6, 2024Updated last year
- CIDR union / subtraction☆14Updated this week
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Nov 3, 2021Updated 4 years ago
- ☆104Nov 17, 2025Updated 3 months ago
- OS Summer of Code 2020 每日学习实践记录（rust 学习 & rcore tutorial rust实现一个riscv操作系统 & rCore 到 zCore 的功能迁移）☆86Mar 26, 2025Updated 11 months ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,091Nov 14, 2025Updated 3 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Feb 17, 2022Updated 4 years ago
- RV32I by cats☆15Sep 4, 2023Updated 2 years ago
- Fuzzing General-Purpose Hardware Designs with Software Fuzzers☆24Jan 11, 2026Updated last month
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Feb 19, 2025Updated last year
- 各类内核的设计思路☆19May 19, 2021Updated 4 years ago
- Dockerfile with Vivado for CI☆27Apr 17, 2020Updated 5 years ago
- 软件所PLCT实验室在开源领域的不定期简报☆648Feb 5, 2026Updated 3 weeks ago
- My RV64 CPU (Work in progress)☆19Dec 22, 2022Updated 3 years ago