OSCPU / ysyxLinks
一生一芯的信息发布和内容网站
☆132Updated last year
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below
Sorting:
- ☆155Updated 3 weeks ago
- NSCSCC 信息整合☆251Updated 4 years ago
- 体系结构研讨 + ysyx高阶大纲 (WIP☆178Updated 10 months ago
- Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.☆174Updated 4 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆142Updated last year
- NJU Virtual Board☆286Updated last month
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- ☆86Updated last week
- ☆66Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated last year
- ☆122Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- ☆70Updated 2 years ago
- ☆35Updated 5 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- ☆78Updated 4 months ago
- Open Source Chip Project by University (OSCPU) - Zhoushan Core☆51Updated 3 years ago
- An exquisite superscalar RV32GC processor.☆160Updated 7 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆203Updated 4 months ago
- Modern co-simulation framework for RISC-V CPUs☆148Updated this week
- A small SoC with a pipeline 32-bit RISC-V CPU.☆65Updated 3 years ago
- ☆67Updated 6 months ago
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. (第五届龙芯杯特等奖作…☆37Updated 3 years ago
- ☆35Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year