一生一芯的信息发布和内容网站
☆137Nov 21, 2023Updated 2 years ago
Alternatives and similar repositories for ysyx
Users that are interested in ysyx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation for XiangShan☆443Updated this week
- ☆95Apr 14, 2026Updated 3 months ago
- RISC-V SoC designed by students in UCAS☆1,536Jun 5, 2026Updated last month
- Documentation for Digital Design course☆21Jul 12, 2026Updated last week
- 国科大一生一芯第二期: RISCV-64 五级流水线CPU☆19Apr 17, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Modern co-simulation framework for RISC-V CPUs☆184Updated this week
- ☆172Updated this week
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- Super fast RISC-V ISA emulator for XiangShan processor☆338Updated this week
- What if everything is a io_uring?☆17Nov 10, 2022Updated 3 years ago
- Documentation for XiangShan Design☆50Jul 12, 2026Updated last week
- ☆10Nov 12, 2019Updated 6 years ago
- NJU Virtual Board☆321Mar 24, 2026Updated 3 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆37Oct 21, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 3 years ago
- Open-Source EDA workshop for RISC-V community☆12Jul 27, 2022Updated 3 years ago
- NJU EMUlator, a full system x86/mips32/riscv32/riscv64 emulator for teaching☆1,111Nov 14, 2025Updated 8 months ago
- ☆22Nov 25, 2023Updated 2 years ago
- (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog☆12Sep 9, 2021Updated 4 years ago
- ☆43Jul 7, 2026Updated 2 weeks ago
- A hardware accelerated IP packet forwarder running on programmable ICs☆15Jan 21, 2023Updated 3 years ago
- Open-source high-performance RISC-V processor☆7,151Updated this week
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OS Summer of Code 2020 每日学习实践记录（rust 学习 & rcore tutorial rust实现一个riscv操作系统 & rCore 到 zCore 的功能迁移）☆87Mar 26, 2025Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆121Oct 31, 2024Updated last year
- 软件所PLCT实验室在开源领域的不定期简报☆649Jul 3, 2026Updated 2 weeks ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆23Nov 24, 2025Updated 7 months ago
- ☆113Nov 17, 2025Updated 8 months ago
- A summary of my projects☆49Dec 29, 2025Updated 6 months ago
- CIDR union / subtraction☆14Updated this week
- The User Guide of XiangShan.☆21Jun 1, 2026Updated last month
- PoC LoongArch - RISC-V emulator☆34Feb 17, 2026Updated 5 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)☆14Oct 8, 2020Updated 5 years ago
- User-mode trap-and-emulate hypervisor for RISC-V☆14Feb 11, 2022Updated 4 years ago
- Implementation of ECC on FPGA-Zynq7000 SoC☆19Jul 12, 2019Updated 7 years ago
- 计算机体系结构课程☆19May 17, 2019Updated 7 years ago
- ☆21Feb 10, 2025Updated last year
- Xiangshan deterministic workloads generator☆28May 14, 2025Updated last year
- Check your Claude/Codex/Gemini, and learn how much money you save☆18Updated this week