MPSLab-ASU / ccf
CGRA Compilation Framework
☆83Updated last year
Alternatives and similar repositories for ccf:
Users that are interested in ccf are comparing it to the libraries listed below
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- ☆91Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated last year
- An integrated CGRA design framework☆87Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- ☆86Updated last year
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- CGRA framework with vectorization support.☆29Updated this week
- EQueue Dialect☆40Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆48Updated 3 weeks ago
- gem5 repository to study chiplet-based systems☆72Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆51Updated 5 years ago
- ☆44Updated last month
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆57Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 9 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- ILA Model Database☆22Updated 4 years ago
- ☆15Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆57Updated this week