MPSLab-ASU / ccfLinks
CGRA Compilation Framework
☆91Updated 2 years ago
Alternatives and similar repositories for ccf
Users that are interested in ccf are comparing it to the libraries listed below
Sorting:
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- ☆109Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- An integrated CGRA design framework☆91Updated 10 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- ☆62Updated 10 months ago
- gem5 repository to study chiplet-based systems☆86Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆82Updated 4 months ago
- ☆87Updated last year
- ☆60Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆75Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- ☆62Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- ☆56Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- EQueue Dialect☆42Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- A pre-RTL, power-performance model for fixed-function accelerators☆184Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆114Updated 3 years ago