MPSLab-ASU / ccfLinks
CGRA Compilation Framework
☆84Updated last year
Alternatives and similar repositories for ccf
Users that are interested in ccf are comparing it to the libraries listed below
Sorting:
- Benchmarks for Accelerator Design and Customized Architectures☆123Updated 5 years ago
- ☆91Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An integrated CGRA design framework☆89Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆128Updated this week
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- ☆86Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆45Updated 3 weeks ago
- ☆59Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- EQueue Dialect☆40Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆55Updated 2 months ago
- gem5 repository to study chiplet-based systems☆75Updated 6 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA framework with vectorization support.☆32Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- ☆58Updated last year
- ☆15Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago