MPSLab-ASU / ccf
CGRA Compilation Framework
☆81Updated last year
Related projects ⓘ
Alternatives and complementary repositories for ccf
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- An integrated CGRA design framework☆83Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- ☆84Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆87Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- ☆37Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆135Updated last year
- EQueue Dialect☆39Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- gem5 repository to study chiplet-based systems☆66Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- ☆51Updated this week
- ☆57Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆156Updated this week
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆169Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆29Updated 5 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- CGRA framework with vectorization support.☆19Updated this week
- A DSL for Systolic Arrays☆78Updated 5 years ago