MPSLab-ASU / ccf
CGRA Compilation Framework
☆82Updated last year
Alternatives and similar repositories for ccf:
Users that are interested in ccf are comparing it to the libraries listed below
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- An integrated CGRA design framework☆85Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- ☆90Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- EQueue Dialect☆40Updated 3 years ago
- ☆86Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆42Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- ☆54Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆14Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- ☆40Updated last week
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆15Updated 2 years ago
- ☆57Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago