tancheng / mlir-cgraLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆59Updated 7 months ago
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆53Updated 2 months ago
- ☆44Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆59Updated last week
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- A hardware synthesis framework with multi-level paradigm☆39Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆41Updated 4 months ago
- ☆15Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆29Updated 6 months ago
- CGRA Compilation Framework☆83Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated 2 months ago
- ☆86Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago