tancheng / mlir-cgraLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆64Updated last year
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- CGRA framework with vectorization support.☆35Updated this week
- ☆59Updated 7 months ago
- ☆61Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- ☆50Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆32Updated 11 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆101Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- ☆59Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago
- EQueue Dialect☆40Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 3 weeks ago
- ☆16Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆87Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago