tancheng / mlir-cgra
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆58Updated 5 months ago
Alternatives and similar repositories for mlir-cgra:
Users that are interested in mlir-cgra are comparing it to the libraries listed below
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated last week
- CGRA framework with vectorization support.☆27Updated this week
- ☆46Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- An Open-Source Tool for CGRA Accelerators☆18Updated 10 months ago
- ☆41Updated last week
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆54Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- ☆14Updated 2 years ago
- ☆22Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆69Updated 3 years ago
- ☆91Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆45Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆47Updated this week
- ☆57Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆119Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆142Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago