tancheng / mlir-cgraLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆64Updated last year
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆78Updated last month
- ☆60Updated 7 months ago
- ☆61Updated last week
- CGRA framework with vectorization support.☆39Updated this week
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 10 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- ☆53Updated 4 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆32Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- ☆105Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆51Updated 3 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆79Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- ☆60Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated last month
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- FSA: Fusing FlashAttention within a Single Systolic Array☆61Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆63Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago