tancheng / mlir-cgraLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆61Updated 11 months ago
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- ☆58Updated 5 months ago
- ☆49Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 3 weeks ago
- ☆60Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆72Updated last week
- CGRA framework with vectorization support.☆35Updated last week
- ☆31Updated 10 months ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 8 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆93Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆158Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- CGRA Compilation Framework☆87Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated last month
- An integrated CGRA design framework☆91Updated 5 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated 2 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆63Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- ☆58Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆69Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- ☆15Updated 3 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆24Updated this week