tancheng / mlir-cgra
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆58Updated 6 months ago
Alternatives and similar repositories for mlir-cgra:
Users that are interested in mlir-cgra are comparing it to the libraries listed below
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- ☆50Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated last week
- ☆44Updated last month
- An Open-Source Tool for CGRA Accelerators☆64Updated 2 weeks ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆58Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- EQueue Dialect☆40Updated 3 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆30Updated last month
- ☆15Updated 2 years ago
- ☆27Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A list of our chiplet simulaters☆32Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆51Updated last month
- ☆40Updated 3 months ago
- An integrated CGRA design framework☆88Updated last month
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago