tancheng / mlir-cgra
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆58Updated 6 months ago
Alternatives and similar repositories for mlir-cgra:
Users that are interested in mlir-cgra are comparing it to the libraries listed below
- CGRA framework with vectorization support.☆29Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆66Updated this week
- ☆48Updated 3 weeks ago
- ☆44Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆61Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- ☆56Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- A hardware synthesis framework with multi-level paradigm☆38Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆20Updated 11 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆63Updated 9 months ago
- EQueue Dialect☆40Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆15Updated 2 years ago
- ☆26Updated 5 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last month
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆50Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 2 weeks ago
- ☆40Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆57Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆78Updated 8 months ago
- An integrated CGRA design framework☆87Updated 3 weeks ago