tancheng / mlir-cgraLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆60Updated 10 months ago
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- ☆57Updated 5 months ago
- CGRA framework with vectorization support.☆34Updated last week
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated 2 months ago
- ☆49Updated last month
- ☆59Updated last week
- ☆30Updated 9 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- EQueue Dialect☆40Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 4 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆58Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- ☆92Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- ☆15Updated 3 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆63Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year