tancheng / mlir-cgraView external linksLinks
An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
☆65Oct 9, 2024Updated last year
Alternatives and similar repositories for mlir-cgra
Users that are interested in mlir-cgra are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Feb 6, 2026Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Jan 6, 2026Updated last month
- CGRA framework with vectorization support.☆43Jan 29, 2026Updated 2 weeks ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Mar 2, 2023Updated 2 years ago
- ☆14Feb 1, 2026Updated last week
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- ☆62Updated this week
- Bridging polyhedral analysis tools to the MLIR framework☆119Sep 9, 2023Updated 2 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Sep 18, 2024Updated last year
- ☆18Apr 23, 2025Updated 9 months ago
- MLIR+EqSat☆25Jan 10, 2026Updated last month
- ☆123Feb 7, 2026Updated last week
- Next generation CGRA generator☆118Feb 4, 2026Updated last week
- ☆16Updated this week
- ☆13Aug 1, 2024Updated last year
- A hardware synthesis framework with multi-level paradigm☆44Jan 10, 2025Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆24May 23, 2024Updated last year
- ☆12Jul 20, 2022Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Feb 5, 2026Updated last week
- ☆57Jul 1, 2025Updated 7 months ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 10 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- Data-Centric MLIR dialect☆45Oct 16, 2023Updated 2 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- ☆87Mar 5, 2024Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Updated this week
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago