Alternatives and similar repositories for cgra_pnr:

Users that are interested in cgra_pnr are comparing it to the libraries listed below

• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆17Updated 2 weeks ago
• jianyicheng / DSS
  DASS HLS Compiler
  ☆29Updated last year
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆21Updated this week
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• masc-ucsc / fluid
  Fluid Pipelines
  ☆11Updated 6 years ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• jinwookjungs / open_design_flow
  OpenDesign Flow Database
  ☆16Updated 6 years ago
• scale-lab / BLASYS
  An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization
  ☆30Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆25Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆46Updated this week
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• masc-ucsc / anubis
  The ANUBIS benchmark suite for Incremental Synthesis
  ☆12Updated 4 years ago
• tdb-alcorn / chisel-formal
  ☆23Updated 4 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 3 years ago
• chipsalliance / UHDM-integration-tests
  ☆31Updated last year
• StanfordAHA / CGRAFlowDoc
  Documentation for the entire CGRAFlow
  ☆19Updated 3 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆47Updated 3 months ago
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆18Updated last year
• icgrp / hipr
  ☆15Updated 2 years ago
• euphoric-hardware / simcommand
  SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.
  ☆14Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• pulp-platform / svase
  ☆31Updated 3 months ago
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 5 years ago
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆33Updated last month
• XedaHQ / xeda
  Cross EDA Abstraction and Automation
  ☆36Updated this week
• benjmarshall / hlsclt
  A Vivado HLS Command Line Helper Tool
  ☆36Updated 3 years ago
• The-OpenROAD-Project-Attic / Resizer
  ☆14Updated 5 years ago
• fabianschuiki / potstill
  An open source generator for standard cell based memories.
  ☆13Updated 8 years ago
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year