Kuree / cgra_pnr

Related projects ⓘ

Alternatives and complementary repositories for cgra_pnr

• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆19Updated this week
• chipsalliance / fpga-interchange-schema
  ☆52Updated 2 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 4 months ago
• StanfordAHA / lassen
  The PE for the second generation CGRA (garnet).
  ☆16Updated 2 months ago
• hplp / aes_chisel
  Implementation of the Advanced Encryption Standard in Chisel
  ☆20Updated 2 years ago
• rahulk29 / sram22
  A configurable SRAM generator
  ☆40Updated this week
• masc-ucsc / fluid
  Fluid Pipelines
  ☆11Updated 6 years ago
• povik / yosys-slang
  slang-based frontend for Yosys
  ☆43Updated this week
• jianyicheng / DSS
  DASS HLS Compiler
  ☆27Updated last year
• icgrp / hipr
  ☆13Updated last year
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆33Updated last year
• dian-lun-lin / RTLflow
  A GPU acceleration flow for RTL simulation with batch stimulus
  ☆93Updated 7 months ago
• StanfordAHA / doc
  Papers, Posters, Presentations, Documentation...
  ☆18Updated 10 months ago
• StanfordAHA / CGRAFlowDoc
  Documentation for the entire CGRAFlow
  ☆18Updated 3 years ago
• pulp-platform / svase
  ☆29Updated 2 months ago
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• Xilinx / fpga24_routing_contest
  Runtime-First FPGA Interchange Routing Contest @ FPGA’24
  ☆31Updated 2 weeks ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• dh73 / A_Formal_Tale_Chapter_I_AMBA
  AXI Formal Verification IP
  ☆19Updated 3 years ago
• YosysHQ / eqy
  Equivalence checking with Yosys
  ☆31Updated 2 weeks ago
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆32Updated last year
• Intuity / nexus
  Open source RTL simulation acceleration on commodity hardware
  ☆22Updated last year
• pku-liang / Hector
  A hardware synthesis framework with multi-level paradigm
  ☆37Updated last year
• bespoke-silicon-group / bsg_sv2v
  A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
  ☆39Updated last year
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 4 years ago
• sifive / duh
  👾 Design ∪ Hardware
  ☆72Updated 2 weeks ago
• fbrosser / DSP48E1-FP
  Project aimed at implementing floating point operators using the DSP48E1 slice.
  ☆25Updated 11 years ago
• Kuree / kratos
  Debuggable hardware generator
  ☆67Updated last year