tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆74Updated last week
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- ☆60Updated this week
- CGRA framework with vectorization support.☆34Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- ☆57Updated 5 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆49Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆92Updated last year
- ☆87Updated last year
- A DSL for Systolic Arrays☆80Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- CGRA Compilation Framework☆86Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆68Updated 4 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- ☆15Updated 3 years ago