tancheng / CGRA-Mapper
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆59Updated 2 months ago
Alternatives and similar repositories for CGRA-Mapper:
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last week
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- ☆39Updated this week
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- ☆14Updated 2 years ago
- CGRA framework with vectorization support.☆24Updated this week
- ☆42Updated 10 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- ☆52Updated this week
- An integrated CGRA design framework☆85Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- ☆86Updated 11 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- ☆22Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- A hardware synthesis framework with multi-level paradigm☆36Updated last month
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆47Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆60Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆89Updated last year
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- eyeriss-chisel3☆40Updated 2 years ago