tancheng / CGRA-Mapper
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆58Updated last month
Alternatives and similar repositories for CGRA-Mapper:
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last month
- ☆41Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- CGRA framework with vectorization support.☆21Updated this week
- An Open-Source Tool for CGRA Accelerators☆18Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆137Updated last year
- ☆13Updated 2 years ago
- ☆88Updated 11 months ago
- An integrated CGRA design framework☆85Updated 2 months ago
- ☆37Updated 6 months ago
- ☆86Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- CGRA Compilation Framework☆82Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 10 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- EQueue Dialect☆39Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- ☆51Updated this week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆67Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- ☆36Updated this week
- The open-sourced version of BOOM-Explorer☆36Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆46Updated this week
- ☆18Updated 2 months ago
- A hardware synthesis framework with multi-level paradigm☆36Updated last week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago