tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆79Updated 3 weeks ago
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated last week
- ☆62Updated this week
- CGRA framework with vectorization support.☆42Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆81Updated 4 months ago
- ☆87Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- ☆56Updated 6 months ago
- ☆62Updated 10 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆109Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 5 months ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆177Updated 5 months ago
- ☆14Updated last week
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- An Open-Source Tool for CGRA Accelerators☆28Updated 4 months ago
- ☆32Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆61Updated 7 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 2 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆74Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 6 months ago