tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆74Updated last week
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- CGRA framework with vectorization support.☆33Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- ☆59Updated this week
- An Open-Source Tool for CGRA Accelerators☆67Updated 3 months ago
- ☆47Updated last month
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆86Updated last year
- ☆56Updated 4 months ago
- ☆92Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆113Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- CGRA Compilation Framework☆84Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆67Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆128Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆58Updated 2 years ago
- ☆60Updated 3 months ago
- ☆15Updated 3 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated last month
- Next generation CGRA generator☆112Updated this week
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆124Updated this week