tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆74Updated last month
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- CGRA framework with vectorization support.☆35Updated last week
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- ☆61Updated this week
- ☆49Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- ☆87Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- ☆59Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆24Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- ☆97Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- CGRA Compilation Framework☆88Updated 2 years ago
- DHLS (Dynamic High-Level Synthesis) compiler based on MLIR☆135Updated this week
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆60Updated 3 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- ☆63Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- ☆58Updated 2 years ago
- ☆31Updated 10 months ago