tancheng / CGRA-Mapper
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆53Updated this week
Related projects: ⓘ
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆51Updated 2 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆102Updated this week
- An Open-Source Tool for CGRA Accelerators☆50Updated last month
- CGRA framework with vectorization support.☆18Updated 5 months ago
- ☆33Updated 6 months ago
- ☆32Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆60Updated 2 years ago
- ☆11Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆62Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆131Updated last year
- EQueue Dialect☆38Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆77Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- An integrated CGRA design framework☆82Updated 9 months ago
- CGRA Compilation Framework☆77Updated last year
- gem5 repository to study chiplet-based systems☆63Updated 5 years ago
- ☆83Updated 7 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆43Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆31Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆26Updated last year
- Release of stream-specialization software/hardware stack.☆116Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆62Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆43Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆113Updated 4 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆31Updated 4 months ago
- ☆46Updated this week
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆28Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆48Updated 2 years ago