tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆79Updated last month
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- CGRA framework with vectorization support.☆43Updated 2 weeks ago
- ☆62Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Updated this week
- ☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆82Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- ☆57Updated 7 months ago
- ☆62Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆53Updated 2 years ago
- ☆109Updated last year
- An integrated CGRA design framework☆91Updated 10 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆58Updated 6 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆44Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆60Updated 2 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆117Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 6 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆41Updated 3 months ago
- ☆33Updated last year
- An Open-Source Tool for CGRA Accelerators☆30Updated 4 months ago
- ☆14Updated last week
- A DSL for Systolic Arrays☆83Updated 7 years ago