tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆73Updated 2 weeks ago
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- CGRA framework with vectorization support.☆32Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆132Updated last week
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆86Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆153Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 9 months ago
- ☆55Updated 3 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- ☆15Updated 3 years ago
- ☆59Updated this week
- An integrated CGRA design framework☆89Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- ☆45Updated 3 weeks ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆39Updated 5 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated last week
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- CGRA Compilation Framework☆84Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- DRA+RISC-V Exploration Framework☆16Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆172Updated this week
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆58Updated last year
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Public release☆52Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago