tancheng / CGRA-MapperLinks
An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
☆74Updated 2 weeks ago
Alternatives and similar repositories for CGRA-Mapper
Users that are interested in CGRA-Mapper are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- CGRA framework with vectorization support.☆35Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- ☆61Updated this week
- ☆50Updated 3 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆60Updated 7 months ago
- ☆87Updated last year
- ☆101Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- CGRA Compilation Framework☆88Updated 2 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- ☆15Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆59Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆32Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- A DSL for Systolic Arrays☆82Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆41Updated 4 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago