CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆154Feb 18, 2026Updated 2 weeks ago
Alternatives and similar repositories for CGRA-Flow
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
Sorting:
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Mar 2, 2023Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- CGRA framework with vectorization support.☆44Feb 25, 2026Updated last week
- ☆14Feb 1, 2026Updated last month
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated 11 months ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 2 weeks ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- ☆62Updated this week
- ☆24Nov 10, 2020Updated 5 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- Project repo for the POSH on-chip network generator☆52Mar 18, 2025Updated 11 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆459Feb 19, 2026Updated 2 weeks ago
- ☆23Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆85Nov 7, 2021Updated 4 years ago
- ☆57Jul 1, 2025Updated 8 months ago
- ☆109Feb 12, 2024Updated 2 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆247Apr 15, 2024Updated last year
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Jan 3, 2023Updated 3 years ago
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 3 years ago
- Research about dataflow architecture☆12Nov 30, 2023Updated 2 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆93Jul 26, 2024Updated last year