tancheng / CGRA-FlowLinks
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆133Updated 3 weeks ago
Alternatives and similar repositories for CGRA-Flow
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
Sorting:
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- An integrated CGRA design framework☆90Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- ☆46Updated last week
- CGRA framework with vectorization support.☆32Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- ☆86Updated last year
- ☆15Updated 3 years ago
- ☆56Updated 3 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆60Updated 2 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- ☆59Updated this week
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆197Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago