tancheng / CGRA-FlowLinks
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆136Updated 2 months ago
Alternatives and similar repositories for CGRA-Flow
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
Sorting:
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- An integrated CGRA design framework☆90Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆222Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- ☆49Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- ☆87Updated last year
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- CGRA framework with vectorization support.☆34Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆207Updated last week
- CGRA Compilation Framework☆86Updated 2 years ago
- ☆15Updated 3 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated 3 weeks ago
- ☆60Updated this week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 11 months ago
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- ☆57Updated 5 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆156Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- Next generation CGRA generator☆113Updated 3 weeks ago
- Deep Learning Accelerator Based on Eyeriss V2 Architecture with custom RISC-V extended instructions☆198Updated 5 years ago