tancheng / CGRA-Flow
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆121Updated last week
Alternatives and similar repositories for CGRA-Flow:
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- An integrated CGRA design framework☆87Updated this week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- CGRA framework with vectorization support.☆27Updated this week
- ☆42Updated this week
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- ☆87Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆165Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- Project repo for the POSH on-chip network generator☆44Updated this week
- ☆55Updated this week
- ☆14Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆214Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated last year
- ☆48Updated last month
- A Chisel RTL generator for network-on-chip interconnects☆189Updated last week
- CGRA Compilation Framework☆83Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆69Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆73Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆120Updated 4 years ago
- gem5 repository to study chiplet-based systems☆70Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆53Updated last month
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago