tancheng / CGRA-FlowLinks
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆129Updated last week
Alternatives and similar repositories for CGRA-Flow
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
Sorting:
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- ☆86Updated last year
- ☆44Updated this week
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆53Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Project repo for the POSH on-chip network generator☆46Updated 2 months ago
- CGRA Compilation Framework☆83Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Next generation CGRA generator☆111Updated last week