tancheng / CGRA-Flow
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆127Updated this week
Alternatives and similar repositories for CGRA-Flow:
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 2 weeks ago
- An integrated CGRA design framework☆88Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- CGRA framework with vectorization support.☆29Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- ☆44Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆86Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆58Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- CGRA Compilation Framework☆83Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆15Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆50Updated last month
- Next generation CGRA generator☆111Updated this week
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆196Updated this week
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- ☆91Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year