tancheng / CGRA-Flow
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆118Updated 2 weeks ago
Alternatives and similar repositories for CGRA-Flow:
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
- An integrated CGRA design framework☆85Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆40Updated last week
- CGRA framework with vectorization support.☆25Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- ☆86Updated 11 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆67Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆18Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆210Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 7 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ☆42Updated this week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆123Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 6 months ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆183Updated 3 months ago
- ☆90Updated last year
- ☆14Updated 2 years ago
- CGRA Compilation Framework☆82Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- gem5 repository to study chiplet-based systems☆67Updated 5 years ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆129Updated last month