tancheng / CGRA-Flow
CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
☆118Updated last month
Alternatives and similar repositories for CGRA-Flow:
Users that are interested in CGRA-Flow are comparing it to the libraries listed below
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆137Updated last year
- An Open-Source Tool for CGRA Accelerators☆58Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- An integrated CGRA design framework☆85Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆58Updated last month
- An Open-Source Tool for CGRA Accelerators☆18Updated 8 months ago
- ☆37Updated 6 months ago
- ☆86Updated 10 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- CGRA framework with vectorization support.☆21Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆207Updated 2 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆163Updated this week
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆23Updated last year
- ☆41Updated 10 months ago
- CGRA Compilation Framework☆82Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆88Updated 11 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆50Updated 4 years ago
- ☆51Updated this week
- gem5 repository to study chiplet-based systems☆69Updated 5 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆75Updated 5 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- A DSL for Systolic Arrays☆78Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆125Updated this week
- A Chisel RTL generator for network-on-chip interconnects☆182Updated last month
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated last month