Blaok / fpga-runtime
☆12Updated 8 months ago
Alternatives and similar repositories for fpga-runtime:
Users that are interested in fpga-runtime are comparing it to the libraries listed below
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 7 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆24Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated last week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆27Updated 3 months ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆21Updated this week
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A graph linear algebra overlay☆51Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated 3 weeks ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆16Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆18Updated 11 months ago
- SForum 2020 : "A Run-time Hardware Routing Implementation for CGRA Overlays" code and data.☆11Updated 4 years ago
- DASS HLS Compiler☆29Updated last year
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 2 years ago
- ☆15Updated 2 years ago
- ☆35Updated 4 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Updated 6 months ago
- An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization☆30Updated last year
- ☆23Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- Fibertree emulator☆12Updated 5 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- Hybrid BFS on Xilinx Zynq☆18Updated 9 years ago