Blaok / fpga-runtimeLinks
☆12Updated last year
Alternatives and similar repositories for fpga-runtime
Users that are interested in fpga-runtime are comparing it to the libraries listed below
Sorting:
- ☆24Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆25Updated last year
- EQueue Dialect☆40Updated 3 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Heterogenous ML accelerator☆19Updated 6 months ago
- ☆59Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- ☆24Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆71Updated 7 months ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆30Updated 6 years ago
- ☆32Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆20Updated last year