Blaok / fpga-runtimeLinks
☆12Updated last year
Alternatives and similar repositories for fpga-runtime
Users that are interested in fpga-runtime are comparing it to the libraries listed below
Sorting:
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆10Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆24Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- NeuraChip Accelerator Simulator☆14Updated last year
- The programming runtime and interfaces for ARENA.☆13Updated 4 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- ☆16Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Updated 6 months ago
- ☆59Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆15Updated last year
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- Fibertree emulator☆14Updated 11 months ago
- EQueue Dialect☆39Updated 3 years ago