pnnl / OpenCGRALinks
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
☆152Updated 2 years ago
Alternatives and similar repositories for OpenCGRA
Users that are interested in OpenCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆86Updated last year
- An integrated CGRA design framework☆88Updated 2 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆44Updated this week
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- CGRA Compilation Framework☆83Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆105Updated last year
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆110Updated last year
- A DSL for Systolic Arrays☆79Updated 6 years ago
- ☆53Updated 2 months ago
- Next generation CGRA generator☆111Updated last week