pnnl / OpenCGRALinks
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
☆160Updated 2 years ago
Alternatives and similar repositories for OpenCGRA
Users that are interested in OpenCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An integrated CGRA design framework☆91Updated 7 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ☆50Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆87Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆282Updated last year
- CGRA Compilation Framework☆88Updated 2 years ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- CGRA framework with vectorization support.☆35Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆309Updated last month
- ☆61Updated this week
- ☆101Updated last year
- ☆60Updated 7 months ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year