pnnl / OpenCGRALinks
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
☆154Updated 2 years ago
Alternatives and similar repositories for OpenCGRA
Users that are interested in OpenCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- An integrated CGRA design framework☆90Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- ☆86Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- ☆46Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆189Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- DRAMSys a SystemC TLM-2.0 based DRAM simulator.☆287Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆265Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆147Updated this week
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- CGRA framework with vectorization support.☆32Updated this week
- ☆56Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- CGRA Compilation Framework☆85Updated 2 years ago
- A Chisel RTL generator for network-on-chip interconnects☆204Updated 2 months ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- ☆59Updated this week
- ☆92Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year