pnnl / OpenCGRA
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
☆150Updated 2 years ago
Alternatives and similar repositories for OpenCGRA:
Users that are interested in OpenCGRA are comparing it to the libraries listed below
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated last week
- An Open-Source Tool for CGRA Accelerators☆64Updated 2 weeks ago
- ☆86Updated last year
- An integrated CGRA design framework☆88Updated last month
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆168Updated this week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆218Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆44Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆58Updated this week
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- CGRA Compilation Framework☆83Updated last year
- ☆15Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- A Style Guide for the Chisel Hardware Construction Language☆107Updated 3 years ago
- A Chisel RTL generator for network-on-chip interconnects☆195Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆184Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆50Updated last month