pnnl / OpenCGRALinks
OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
☆165Updated 2 years ago
Alternatives and similar repositories for OpenCGRA
Users that are interested in OpenCGRA are comparing it to the libraries listed below
Sorting:
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated this week
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆87Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA Compilation Framework☆91Updated 2 years ago
- ☆54Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆27Updated 3 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆236Updated 3 years ago
- CGRA framework with vectorization support.☆42Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- ☆62Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆39Updated 2 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 5 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆81Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆223Updated 2 months ago
- A scalable High-Level Synthesis framework on MLIR☆285Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆208Updated 5 years ago
- ☆61Updated 9 months ago
- Next generation CGRA generator☆118Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆290Updated 2 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- A DSL for Systolic Arrays☆83Updated 7 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆127Updated 3 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago