Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆289Jun 2, 2024Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Quickstart for Spatial language☆35Oct 1, 2020Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Nov 14, 2018Updated 7 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Sep 30, 2019Updated 6 years ago
- ☆15Mar 24, 2023Updated 3 years ago
- Time-sensitive affine types for predictable hardware generation☆149Jan 5, 2026Updated 2 months ago
- Release of stream-specialization software/hardware stack.☆122May 5, 2023Updated 2 years ago
- Flexible Intermediate Representation for RTL☆749Aug 20, 2024Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Apr 20, 2024Updated last year
- Intermediate Language (IL) for Hardware Accelerator Generators☆588Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆136Apr 1, 2020Updated 5 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- Chisel components for FPGA projects☆129Sep 19, 2023Updated 2 years ago
- Chisel: A Modern Hardware Design Language☆4,611Mar 17, 2026Updated last week
- ☆82Feb 7, 2025Updated last year
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- The Delite Git Repo☆219Feb 28, 2017Updated 9 years ago
- Scala staging framework☆18Jul 13, 2018Updated 7 years ago
- Public Release of Stream-Dataflow☆14May 17, 2019Updated 6 years ago
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Nov 22, 2019Updated 6 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆1,003Mar 9, 2026Updated 2 weeks ago
- A coverage library for Chisel designs☆11Mar 12, 2020Updated 6 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆429Apr 20, 2022Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Jul 24, 2024Updated last year
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆222Jan 23, 2020Updated 6 years ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆314Mar 6, 2026Updated 2 weeks ago
- A scalable High-Level Synthesis framework on MLIR☆291May 15, 2024Updated last year
- ☆105Jun 27, 2022Updated 3 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆186Jan 17, 2024Updated 2 years ago
- Vitis HLS LLVM source code and examples☆406Sep 30, 2025Updated 5 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆245Apr 29, 2024Updated last year
- Domain-Specific Architecture Generator 2☆22Oct 2, 2022Updated 3 years ago
- Next generation CGRA generator☆119Updated this week
- Open Neural Network Compiler☆528Aug 22, 2023Updated 2 years ago
- Build Customized FPGA Implementations for Vivado☆356Mar 4, 2026Updated 2 weeks ago
- Circuit IR Compilers and Tools☆2,065Updated this week
- AutoSA: Polyhedral-Based Systolic Array Compiler☆240Dec 8, 2022Updated 3 years ago
- Block-diagram style digital logic visualizer☆23Sep 16, 2015Updated 10 years ago