stanford-ppl / spatialLinks
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆283Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Time-sensitive affine types for predictable hardware generation☆144Updated this week
- Quickstart for Spatial language☆34Updated 4 years ago
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆169Updated 5 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆274Updated 2 months ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆165Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆261Updated last week
- ☆87Updated 2 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆175Updated last month
- Vitis HLS LLVM source code and examples☆390Updated 8 months ago
- RISC-V CPU, simple 3-stage pipeline, for low-end applications (e.g., embedded, IoT)☆325Updated 3 years ago
- Flexible Intermediate Representation for RTL☆745Updated 10 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Python-based hardware modeling framework☆241Updated 5 years ago
- ☆331Updated 9 months ago
- ☆103Updated 3 years ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆169Updated 5 years ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 4 months ago
- ☆81Updated 4 months ago
- Virtual Platform for NVDLA☆146Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago