stanford-ppl / spatialLinks
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆282Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆215Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆340Updated last year
- Chisel/Firrtl execution engine☆153Updated last year
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆85Updated 3 months ago
- Time-sensitive affine types for predictable hardware generation☆145Updated this week
- Vitis HLS LLVM source code and examples☆395Updated 10 months ago
- Provides Spatial with front-end support from popular machine learning frameworks☆33Updated 5 years ago
- ☆82Updated 6 months ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆176Updated last week
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆167Updated last year
- HLS branch of Halide☆78Updated 7 years ago
- ☆103Updated 3 years ago
- ☆11Updated 3 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆279Updated 4 months ago
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- A repository containing homework labs for CSE548☆40Updated 8 years ago
- Chisel components for FPGA projects☆126Updated last year
- Tile based architecture designed for computing efficiency, scalability and generality☆263Updated 2 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆163Updated 2 months ago
- SST Architectural Simulation Components and Libraries☆99Updated last week
- Virtual Platform for NVDLA☆150Updated 7 years ago