stanford-ppl / spatialLinks
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆282Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆213Updated 5 years ago
- Quickstart for Spatial language☆34Updated 4 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Time-sensitive affine types for predictable hardware generation☆145Updated last week
- Chisel/Firrtl execution engine☆153Updated 10 months ago
- Vitis HLS LLVM source code and examples☆391Updated 9 months ago
- ☆81Updated 5 months ago
- HLS branch of Halide☆77Updated 7 years ago
- ☆88Updated 2 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆282Updated last week
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- ☆103Updated 3 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆275Updated 2 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆171Updated 5 years ago
- Python-based hardware modeling framework☆242Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆166Updated last year
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆84Updated last month
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆170Updated 6 months ago
- Chisel components for FPGA projects☆125Updated last year
- Rigel is a language for describing image processing hardware embedded in Lua. Rigel can compile to Verilog hardware designs for Xilinx FP…☆56Updated 4 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆203Updated 2 months ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆96Updated 2 weeks ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Virtual Platform for NVDLA☆148Updated 6 years ago