stanford-ppl / spatialLinks
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆282Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆200Updated 3 weeks ago
- Quickstart for Spatial language☆34Updated 4 years ago
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- Chisel/Firrtl execution engine☆153Updated 9 months ago
- ☆87Updated 2 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆154Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆64Updated 5 years ago
- Flexible Intermediate Representation for RTL☆741Updated 9 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- Vitis HLS LLVM source code and examples☆389Updated 7 months ago
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆50Updated 6 years ago
- A Library of Chisel3 Tools for Digital Signal Processing☆236Updated last year
- OpenSoC Fabric - A Network-On-Chip Generator☆167Updated 4 years ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆165Updated 4 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆258Updated this week
- ☆81Updated 4 months ago
- ☆103Updated 2 years ago
- Next generation CGRA generator☆111Updated this week
- magma circuits☆261Updated 7 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆82Updated last week