stanford-ppl / spatial
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆282Updated 11 months ago
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 5 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 6 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆209Updated 5 years ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆338Updated last year
- Time-sensitive affine types for predictable hardware generation☆143Updated 10 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆268Updated 3 weeks ago
- Chisel/Firrtl execution engine☆153Updated 8 months ago
- Tile based architecture designed for computing efficiency, scalability and generality☆253Updated this week
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆153Updated last year
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs☆164Updated last year
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆49Updated 6 years ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆162Updated 4 months ago
- A Library of Chisel3 Tools for Digital Signal Processing☆237Updated last year
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆199Updated this week
- Vitis HLS LLVM source code and examples☆387Updated 7 months ago
- Python-based hardware modeling framework☆239Updated 5 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Updated 7 years ago
- ☆87Updated 2 years ago
- FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility☆927Updated last week
- Chisel components for FPGA projects☆123Updated last year
- ☆102Updated 2 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆138Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- The Shang high-level synthesis framework☆119Updated 10 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆81Updated 5 months ago
- Virtual Platform for NVDLA☆145Updated 6 years ago
- ☆324Updated 8 months ago
- Chisel implementation of the NVIDIA Deep Learning Accelerator (NVDLA), with self-driving accelerated☆229Updated 3 months ago
- Quickstart for Spatial language☆34Updated 4 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆176Updated last year