stanford-ppl / spatialLinks
Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"
☆286Updated last year
Alternatives and similar repositories for spatial
Users that are interested in spatial are comparing it to the libraries listed below
Sorting:
- FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL☆101Updated 6 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆101Updated 7 years ago
- Quickstart for Spatial language☆35Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆219Updated 5 years ago
- Time-sensitive affine types for predictable hardware generation☆147Updated last month
- Repository for the tools and non-commercial data used for the "Accelerator wall" paper.☆51Updated 6 years ago
- Chisel/Firrtl execution engine☆153Updated last year
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆340Updated last year
- Microarchitecture implementation of the decoupled vector-fetch accelerator☆159Updated last year
- ☆11Updated 3 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆67Updated 8 years ago
- ☆82Updated 10 months ago
- Provides Spatial with front-end support from popular machine learning frameworks☆34Updated 6 years ago
- ☆104Updated 3 years ago
- Framework for developing and deploying FPGA logic in the cloud as a microservice for web and cloud applications☆208Updated 2 months ago
- HLS branch of Halide☆79Updated 7 years ago
- The Shang high-level synthesis framework☆120Updated 11 years ago
- Software workload management tool for RISC-V based SoC research. This is the default workload management tool for Chipyard and FireSim.☆87Updated 2 months ago
- OpenSoC Fabric - A Network-On-Chip Generator☆174Updated 5 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- Vitis HLS LLVM source code and examples☆402Updated 2 months ago
- Ocelot: The Berkeley Out-of-Order Machine With V-EXT support☆205Updated this week
- CAPI SNAP Framework Hardware and Software☆110Updated 4 years ago
- ☆88Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Updated 2 years ago
- RiscyOO: RISC-V Out-of-Order Processor☆166Updated 5 years ago
- A collection of classes providing simple hardware specification, simulation, tracing, and testing suitable for teaching and research. Si…☆291Updated last month
- Spector: An OpenCL FPGA Benchmark Suite☆49Updated 6 years ago
- Tile based architecture designed for computing efficiency, scalability and generality☆276Updated 2 months ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆180Updated 7 months ago