hal-lab-u-tokyo / CGRAOmpLinks
OpenMP front-end based on LLVM for CGRAs
☆10Updated 3 years ago
Alternatives and similar repositories for CGRAOmp
Users that are interested in CGRAOmp are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆25Updated 2 months ago
- ☆53Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆76Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆143Updated this week
- ☆19Updated last week
- An integrated CGRA design framework☆91Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆161Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated last month
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆175Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆38Updated 2 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆60Updated 7 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆52Updated 3 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last week
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 5 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- CGRA framework with vectorization support.☆39Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆159Updated this week
- ☆15Updated 3 weeks ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆230Updated 2 years ago
- A list of our chiplet simulaters☆44Updated 4 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆165Updated 3 weeks ago
- ☆87Updated last year