hal-lab-u-tokyo / CGRAOmpLinks
OpenMP front-end based on LLVM for CGRAs
☆10Updated 2 years ago
Alternatives and similar repositories for CGRAOmp
Users that are interested in CGRAOmp are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆24Updated last week
- An Open-Source Tool for CGRA Accelerators☆72Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆137Updated 3 months ago
- An integrated CGRA design framework☆90Updated 6 months ago
- ☆49Updated 2 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆33Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 3 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆61Updated 11 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated last week
- ☆12Updated last week
- ☆58Updated 5 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆87Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated last month
- A list of our chiplet simulaters☆38Updated 2 months ago
- CGRA framework with vectorization support.☆35Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ESL-CGRA-simulator☆12Updated last week
- ☆63Updated 4 months ago
- CGRA Compilation Framework☆87Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆223Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated 3 weeks ago
- ☆31Updated 10 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆59Updated last month
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month