hal-lab-u-tokyo / CGRAOmpLinks
OpenMP front-end based on LLVM for CGRAs
☆10Updated 3 years ago
Alternatives and similar repositories for CGRAOmp
Users that are interested in CGRAOmp are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆27Updated 3 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆149Updated this week
- An Open-Source Tool for CGRA Accelerators☆80Updated 3 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- ☆20Updated last week
- ☆53Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Updated 2 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆165Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆56Updated 5 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆176Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆61Updated 9 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆39Updated 2 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆46Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆162Updated this week
- ☆87Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆148Updated 6 months ago
- CATCH 1.0, Initial full release of CATCH cost model.☆16Updated 5 months ago
- CGRA framework with vectorization support.☆42Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆69Updated 3 months ago
- CGRA Compilation Framework☆89Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆71Updated 5 months ago
- A list of our chiplet simulaters☆46Updated 6 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago