hal-lab-u-tokyo / CGRAOmpLinks
OpenMP front-end based on LLVM for CGRAs
☆10Updated 3 years ago
Alternatives and similar repositories for CGRAOmp
Users that are interested in CGRAOmp are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆25Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An integrated CGRA design framework☆91Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- ☆49Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- ☆14Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- ☆59Updated 6 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- A scalable High-Level Synthesis framework on MLIR☆278Updated last year
- CGRA framework with vectorization support.☆35Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- ☆87Updated last year
- HLS-based Graph Processing Framework on FPGAs☆149Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆60Updated 2 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- CGRA Compilation Framework☆88Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆139Updated 3 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago