hal-lab-u-tokyo / CGRAOmpLinks
OpenMP front-end based on LLVM for CGRAs
☆10Updated 3 years ago
Alternatives and similar repositories for CGRAOmp
Users that are interested in CGRAOmp are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- ☆50Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆75Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆16Updated last week
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- ☆60Updated 7 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- ESL-CGRA-simulator☆13Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆87Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- CGRA framework with vectorization support.☆35Updated this week
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆71Updated last year
- A list of our chiplet simulaters☆43Updated 4 months ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year