PolyArch / dsa-frameworkLinks
Release of stream-specialization software/hardware stack.
☆121Updated 2 years ago
Alternatives and similar repositories for dsa-framework
Users that are interested in dsa-framework are comparing it to the libraries listed below
Sorting:
- ☆91Updated last year
- EQueue Dialect☆40Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- CGRA Compilation Framework☆83Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- ☆53Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- An integrated CGRA design framework☆88Updated 2 months ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- ☆25Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆64Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆80Updated last month
- ☆59Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago