PolyArch / dsa-framework
Release of stream-specialization software/hardware stack.
☆120Updated last year
Alternatives and similar repositories for dsa-framework:
Users that are interested in dsa-framework are comparing it to the libraries listed below
- ☆91Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- EQueue Dialect☆40Updated 3 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆119Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆86Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆63Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- CGRA Compilation Framework☆83Updated last year
- ☆47Updated 3 weeks ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆62Updated this week
- RTL implementation of Flex-DPE.☆98Updated 5 years ago
- ☆28Updated 3 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated last week
- Tool for optimize CNN blocking☆93Updated 4 years ago
- ☆22Updated 4 months ago
- ☆25Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated this week
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- ☆54Updated this week
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- CGRA framework with vectorization support.☆27Updated this week