ecolab-nus / morpher-v2
An Open-Source Tool for CGRA Accelerators
☆18Updated 10 months ago
Alternatives and similar repositories for morpher-v2:
Users that are interested in morpher-v2 are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An integrated CGRA design framework☆87Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆63Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- ☆47Updated 3 weeks ago
- ☆41Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆21Updated 6 months ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- CGRA framework with vectorization support.☆27Updated this week
- A list of our chiplet simulaters☆30Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆37Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- ☆23Updated 7 months ago
- ☆29Updated 3 months ago
- ☆24Updated 4 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- Dataset for ML-guided Accelerator Design☆35Updated 3 months ago
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆15Updated 3 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- ☆11Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆20Updated 4 months ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆42Updated 5 months ago
- ☆14Updated 2 years ago
- eyeriss-chisel3☆40Updated 2 years ago