ecolab-nus / morpher-v2Links
An Open-Source Tool for CGRA Accelerators
☆25Updated 3 weeks ago
Alternatives and similar repositories for morpher-v2
Users that are interested in morpher-v2 are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- An integrated CGRA design framework☆91Updated 6 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- ☆49Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last month
- ☆59Updated 6 months ago
- OpenMP front-end based on LLVM for CGRAs☆10Updated 3 years ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆47Updated 2 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- A list of our chiplet simulaters☆41Updated 3 months ago
- ☆31Updated 11 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆84Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆59Updated 3 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆160Updated last month
- Dataset for ML-guided Accelerator Design☆38Updated 10 months ago
- DRA+RISC-V Exploration Framework☆17Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆66Updated last week
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated this week
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year