ecolab-nus / morpher-v2Links
An Open-Source Tool for CGRA Accelerators
☆25Updated last month
Alternatives and similar repositories for morpher-v2
Users that are interested in morpher-v2 are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An integrated CGRA design framework☆91Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- ☆50Updated 3 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- A list of our chiplet simulaters☆43Updated 4 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆60Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆30Updated 2 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆15Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆75Updated 2 weeks ago
- DRA+RISC-V Exploration Framework☆18Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- OpenMP front-end based on LLVM for CGRAs☆10Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆61Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆32Updated 11 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated last month
- A reading list for SRAM-based Compute-In-Memory (CIM) research.☆91Updated 4 months ago
- ☆18Updated 6 months ago
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week