ecolab-nus / morpher-v2Links
An Open-Source Tool for CGRA Accelerators
☆23Updated last year
Alternatives and similar repositories for morpher-v2
Users that are interested in morpher-v2 are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆67Updated 4 months ago
- An integrated CGRA design framework☆90Updated 5 months ago
- ☆49Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆136Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆155Updated 2 years ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A list of our chiplet simulaters☆35Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 10 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆28Updated 2 years ago
- ☆57Updated 5 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated this week
- An Open-Hardware CGRA for accelerated computation on the edge.☆31Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 11 months ago
- ☆31Updated 9 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆157Updated last week
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆46Updated 3 weeks ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆150Updated this week
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆58Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- CGRA Compilation Framework☆86Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- RTL implementation of Flex-DPE.☆110Updated 5 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆59Updated last week
- PANDA: Architecture-Level Power Evaluation by Unifying Analytical and Machine Learning Solutions☆16Updated last year
- gem5 repository to study chiplet-based systems☆79Updated 6 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year