ecolab-nus / morpher-v2
An Open-Source Tool for CGRA Accelerators
☆21Updated last year
Alternatives and similar repositories for morpher-v2
Users that are interested in morpher-v2 are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An integrated CGRA design framework☆88Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- ☆44Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆127Updated this week
- DRA+RISC-V Exploration Framework☆16Updated last year
- ☆27Updated 6 months ago
- ☆51Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- A list of our chiplet simulaters☆32Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- CGRA framework with vectorization support.☆29Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆25Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated 3 weeks ago
- ☆15Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆51Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆32Updated this week
- ☆29Updated 5 months ago
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆11Updated last month
- ☆86Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆65Updated 10 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- CGRA Compilation Framework☆83Updated last year
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- eyeriss-chisel3☆40Updated 3 years ago