MPSLab-ASU / DiRACLinks
Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
☆28Updated last year
Alternatives and similar repositories for DiRAC
Users that are interested in DiRAC are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆35Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆26Updated last year
- ☆16Updated 2 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆28Updated 2 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Heterogenous ML accelerator☆18Updated 3 weeks ago
- ☆23Updated 4 years ago
- ☆29Updated 6 years ago
- ☆71Updated 2 years ago
- ☆13Updated 4 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 5 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- ☆25Updated 3 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆27Updated 7 years ago
- ☆10Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- ☆29Updated 6 months ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆30Updated 2 months ago
- A general framework for optimizing DNN dataflow on systolic array☆36Updated 4 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago