MPSLab-ASU / DiRACLinks
Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
☆28Updated last year
Alternatives and similar repositories for DiRAC
Users that are interested in DiRAC are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆27Updated 7 years ago
- ☆31Updated 3 months ago
- ☆28Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- ☆36Updated 4 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 6 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- ☆92Updated last year
- Heterogenous ML accelerator☆18Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- ☆59Updated this week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆25Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆71Updated 2 years ago
- A DSL for Systolic Arrays☆80Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆75Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆58Updated last year