StanfordAHA / CGRAFlowDoc
Documentation for the entire CGRAFlow
☆18Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for CGRAFlowDoc
- ☆22Updated 5 years ago
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Integration test for entire CGRA flow☆12Updated 4 years ago
- ☆12Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- DASS HLS Compiler☆27Updated last year
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆37Updated last year
- Project repo for the POSH on-chip network generator☆43Updated last year
- Papers, Posters, Presentations, Documentation...☆18Updated 10 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆13Updated last year
- CNN accelerator☆26Updated 7 years ago
- ☆33Updated 3 years ago
- ☆51Updated this week
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆19Updated this week
- ☆27Updated 5 years ago
- ☆16Updated 7 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆57Updated 2 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Updated 6 years ago
- Implementation of the Snappy compression algorithm as a RoCC accelerator☆11Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year