Documentation for the entire CGRAFlow
☆19Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for CGRAFlowDoc
Users that are interested in CGRAFlowDoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated last month
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Next generation CGRA generator☆119Updated this week
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆18Mar 16, 2026Updated last week
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- ☆14Mar 17, 2026Updated last week
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- ☆62Updated this week
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago
- Peak : Processor Specification Language ala Newell and Bell's ISP☆20Dec 5, 2023Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆21May 4, 2017Updated 8 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 8 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆13Jul 28, 2022Updated 3 years ago
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆155Feb 18, 2026Updated last month
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- ☆82Feb 7, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- ☆14Mar 13, 2026Updated last week
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆122May 5, 2023Updated 2 years ago