Documentation for the entire CGRAFlow
☆19Sep 17, 2021Updated 4 years ago
Alternatives and similar repositories for CGRAFlowDoc
Users that are interested in CGRAFlowDoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Next generation CGRA generator☆120Updated this week
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆19May 11, 2026Updated 2 weeks ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆15Mar 17, 2026Updated 2 months ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 4 months ago
- Coarse Grained Reconfigurable Arrays with Chisel3☆12Jul 1, 2024Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆62Mar 17, 2022Updated 4 years ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- HLS branch of Halide☆79Jul 6, 2018Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆159Feb 18, 2026Updated 3 months ago
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- ☆14Mar 13, 2026Updated 2 months ago
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 10 years ago
- ☆14Nov 11, 2015Updated 10 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Release of stream-specialization software/hardware stack.☆124May 5, 2023Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 6 years ago
- This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).☆25Oct 18, 2019Updated 6 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago