Documentation for the entire CGRAFlow
☆19Sep 17, 2021Updated 5 years ago
Alternatives and similar repositories for CGRAFlowDoc
Users that are interested in CGRAFlowDoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 7 months ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Next generation CGRA generator☆119Aug 26, 2026Updated 3 weeks ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Aug 19, 2026Updated last month
- ☆62Updated this week
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Jan 22, 2020Updated 6 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Papers, Posters, Presentations, Documentation...☆20Jan 9, 2024Updated 2 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆22May 4, 2017Updated 9 years ago
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆83Jan 6, 2026Updated 8 months ago
- A custom coprocessor and SoC for hardware security experiments in electronics.☆12May 20, 2017Updated 9 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆14Aug 9, 2026Updated last month
- BOOM's Simulation Accelerator.☆13Dec 16, 2021Updated 4 years ago
- EE P 520 A Wi 20: Software Engineering For Embedded Applications☆11Mar 13, 2020Updated 6 years ago
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- CGRA framework with vectorization support.☆53Updated this week
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Magma Hackathon☆12Mar 4, 2020Updated 6 years ago
- ☆18Nov 4, 2024Updated last year
- ☆82Feb 7, 2025Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆166Jun 17, 2026Updated 3 months ago
- 第四届全国大学生嵌入式比赛SoC☆12Apr 1, 2022Updated 4 years ago
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- ☆13Jul 5, 2026Updated 2 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A template set for writing semantics in LaTeX☆12Aug 17, 2015Updated 11 years ago
- FPU Generator☆21Updated this week
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- Digital Design Lab Spring 2019 Final Project☆13Jun 17, 2019Updated 7 years ago
- Single, dual, quad, eight, and sixteen-shader GP-GPU-Compute engines, along with 32-bit SYMPL RISC CPU and Coarse-Grained Scheduler, in o…☆22Jan 2, 2019Updated 7 years ago
- This is a repo which contains some details about how to use OpenCL backend (Xilinx/Intel).☆25Oct 18, 2019Updated 6 years ago