TeCSAR-UNCC / gem5-SALAM
☆89Updated 11 months ago
Alternatives and similar repositories for gem5-SALAM:
Users that are interested in gem5-SALAM are comparing it to the libraries listed below
- Release of stream-specialization software/hardware stack.☆120Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- CGRA Compilation Framework☆82Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆57Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- EQueue Dialect☆40Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated 2 weeks ago
- gem5 repository to study chiplet-based systems☆68Updated 5 years ago
- ☆24Updated 4 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆55Updated 3 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- ordspecsim: The Swarm architecture simulator☆24Updated last year
- gem5 Tips & Tricks☆65Updated 4 years ago
- Fast and accurate DRAM power and energy estimation tool☆146Updated last week
- agile hardware-software co-design☆47Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 4 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆177Updated 4 years ago
- ☆41Updated 10 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆80Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- ☆58Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago