TeCSAR-UNCC / gem5-SALAM
☆89Updated last year
Alternatives and similar repositories for gem5-SALAM:
Users that are interested in gem5-SALAM are comparing it to the libraries listed below
- Release of stream-specialization software/hardware stack.☆120Updated last year
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆66Updated 5 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆60Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆58Updated last month
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- EQueue Dialect☆40Updated 3 years ago
- gem5 repository to study chiplet-based systems☆68Updated 5 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆60Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated last week
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆60Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- CGRA Compilation Framework☆82Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆57Updated 4 months ago
- upstream: https://github.com/RALC88/gem5☆31Updated last year
- ☆42Updated 10 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆178Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated 11 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆54Updated this week
- ☆52Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- RiVEC Bencmark Suite☆109Updated 2 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- Gem5 with chinese comment and introduction (master) and some other std gem5 version.☆41Updated 3 years ago
- ☆25Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago