TeCSAR-UNCC / gem5-SALAMLinks
☆91Updated last year
Alternatives and similar repositories for gem5-SALAM
Users that are interested in gem5-SALAM are comparing it to the libraries listed below
Sorting:
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆67Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- A speculative mechanism to accelerate long-latency off-chip load requests by removing on-chip cache access latency from their critical pa…☆71Updated 8 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- CGRA Compilation Framework☆83Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- ☆30Updated 2 months ago
- agile hardware-software co-design☆47Updated 3 years ago
- gem5 Tips & Tricks☆70Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆52Updated 2 months ago
- Fork of seldridge/rocket-rocc-examples with tests for a systolic array based matmul accelerator☆59Updated 3 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆67Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- The official repository for the gem5 resources sources.☆71Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- RiVEC Bencmark Suite☆115Updated 6 months ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- upstream: https://github.com/RALC88/gem5☆31Updated 2 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- ☆29Updated 6 months ago
- Fast and accurate DRAM power and energy estimation tool☆162Updated last week