pnnl / soda-opt
☆42Updated last week
Alternatives and similar repositories for soda-opt:
Users that are interested in soda-opt are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆59Updated 2 months ago
- ☆48Updated last month
- An Open-Source Tool for CGRA Accelerators☆19Updated 11 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 5 months ago
- An integrated CGRA design framework☆87Updated this week
- ☆86Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆64Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated 2 weeks ago
- ☆25Updated 4 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆22Updated 6 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- ☆55Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆70Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆38Updated 2 months ago
- ☆57Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆77Updated 7 months ago
- ☆57Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆23Updated this week
- CGRA Compilation Framework☆83Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆145Updated 2 years ago
- Dataset for ML-guided Accelerator Design☆36Updated 4 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆62Updated 8 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆33Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆48Updated last week
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆13Updated 5 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆48Updated last year