pnnl / soda-optLinks
☆46Updated last week
Alternatives and similar repositories for soda-opt
Users that are interested in soda-opt are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 9 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆133Updated 3 weeks ago
- ☆56Updated 3 months ago
- An integrated CGRA design framework☆90Updated 3 months ago
- ☆30Updated 8 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆93Updated 9 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated last month
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- ☆60Updated 2 months ago
- ☆86Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆50Updated 3 months ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆44Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆125Updated 5 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆42Updated 2 years ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- CGRA framework with vectorization support.☆32Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- CGRA Compilation Framework☆85Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated last week
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆58Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago