pnnl / soda-optLinks
☆50Updated 3 months ago
Alternatives and similar repositories for soda-opt
Users that are interested in soda-opt are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆60Updated 7 months ago
- An integrated CGRA design framework☆91Updated 7 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated 2 weeks ago
- ☆32Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- ☆87Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆49Updated 2 months ago
- CGRA Compilation Framework☆88Updated 2 years ago
- ☆61Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 6 months ago
- ☆63Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆87Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 3 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆25Updated 5 months ago
- CGRA framework with vectorization support.☆35Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A toolchain for rapid design space exploration of chiplet architectures☆61Updated 3 months ago
- ☆59Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆68Updated 3 weeks ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆60Updated 3 months ago