PolyArch / dsagen2Links
Domain-Specific Architecture Generator 2
☆22Updated 3 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- ☆36Updated 4 years ago
- Processing in Memory Emulation☆23Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆33Updated last year
- ☆28Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- cycle accurate Network-on-Chip Simulator☆33Updated last month
- ☆42Updated 10 months ago
- Heterogenous ML accelerator☆20Updated 9 months ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- ☆10Updated 3 years ago
- EQueue Dialect☆42Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Fibertree emulator☆16Updated last year
- ☆25Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆47Updated 3 years ago
- A Full-System Framework for Simulating NDP devices from Caches to DRAM☆21Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆46Updated last year
- ☆29Updated 4 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- The wafer-native AI accelerator simulation platform and inference engine.☆49Updated last month