Alternatives and similar repositories for dsagen2:

Users that are interested in dsagen2 are comparing it to the libraries listed below

• MPSLab-ASU / DiRAC
  Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators
  ☆28Updated last year
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 11 months ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆45Updated 2 years ago
• sfu-arch / SpGEMM
  ☆34Updated 3 years ago
• suchandler96 / gem5-NVDLA
  ☆29Updated 5 months ago
• sfu-arch / X-Cache
  ☆15Updated 2 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• hngenc / stellar
  ☆24Updated 4 months ago
• linghaosong / Serpens
  An HBM FPGA based SpMV Accelerator
  ☆13Updated 6 months ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆29Updated 3 years ago
• PolyArch / gem-forge-framework
  ☆24Updated last year
• NeuraChip / neurachip
  NeuraChip Accelerator Simulator
  ☆11Updated 10 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆47Updated 3 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• PKUZHOU / GNNear-PACT-2022
  GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing
  ☆13Updated 2 years ago
• hpc-ulisboa / NDPmulator
  A Full-System Framework for Simulating NDP devices from Caches to DRAM
  ☆16Updated last year
• UCLA-VAST / splag
  Accelerating SSSP for power-law graphs using an FPGA.
  ☆23Updated 2 years ago
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆70Updated 3 years ago
• SwarmArch / sim
  ordspecsim: The Swarm architecture simulator
  ☆24Updated 2 years ago
• tsinghua-ideal / spada-sim
  The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow
  ☆34Updated 2 years ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆51Updated last year
• Accelergy-Project / processing-in-memory-design
  ☆26Updated 11 months ago
• UCLA-VAST / hbmbench
  ☆23Updated 4 years ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆47Updated last month
• georgia-tech-synergy-lab / hardtaco-hls
  HLS project modeling various sparse accelerators.
  ☆12Updated 3 years ago
• UIUC-ChenLab / Nimblock
  ☆11Updated last year
• maestro-project / magma
  ☆16Updated 2 years ago
• hplp / PiMulator
  Processing in Memory Emulation
  ☆19Updated 2 years ago
• yonseicasl / NPUsim
  NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators
  ☆29Updated 2 months ago