PolyArch / dsagen2Links
Domain-Specific Architecture Generator 2
☆21Updated 2 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- ☆35Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆30Updated 2 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆26Updated 4 months ago
- EQueue Dialect☆40Updated 3 years ago
- ☆10Updated 2 years ago
- ☆14Updated 2 years ago
- NeuraChip Accelerator Simulator☆12Updated last year
- agile hardware-software co-design☆47Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆35Updated 5 months ago
- ☆25Updated 3 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆28Updated 2 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆24Updated last year
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 6 months ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆18Updated 5 years ago
- An HBM FPGA based SpMV Accelerator☆12Updated 9 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆27Updated 2 weeks ago
- A binary instrumentation tool to analyze load instructions in any off-the-shelf x86(-64) program. Described by Bera et al. in https://arx…☆21Updated 11 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 2 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆14Updated 2 months ago
- Heterogenous ML accelerator☆18Updated 3 weeks ago