Domain-Specific Architecture Generator 2
☆22Oct 2, 2022Updated 3 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- Release of stream-specialization software/hardware stack.☆120May 5, 2023Updated 2 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- Heterogenous ML accelerator☆20May 5, 2025Updated 10 months ago
- ☆11Aug 4, 2022Updated 3 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Jun 16, 2025Updated 9 months ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Software and Hardware Characterization of Streaming Graph Analytics Workloads☆14Aug 15, 2022Updated 3 years ago
- Next generation CGRA generator☆119Mar 13, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- ☆24Mar 28, 2023Updated 2 years ago
- ☆118Nov 17, 2023Updated 2 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Apr 28, 2024Updated last year
- Fibertree emulator☆17Nov 4, 2024Updated last year
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- ☆15Apr 3, 2020Updated 5 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 6 months ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Sep 27, 2024Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Oct 11, 2022Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Apr 4, 2022Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆464Feb 19, 2026Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆170Mar 4, 2026Updated 2 weeks ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆62Dec 3, 2021Updated 4 years ago
- Artifact for OSDI'21 GNNAdvisor: An Adaptive and Efficient Runtime System for GNN Acceleration on GPUs.☆70Mar 2, 2023Updated 3 years ago
- Papers, Posters, Presentations, Documentation...☆19Jan 9, 2024Updated 2 years ago