Domain-Specific Architecture Generator 2
☆28Oct 2, 2022Updated 4 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Release of stream-specialization software/hardware stack.☆127May 5, 2023Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- Heterogenous ML accelerator☆23May 5, 2025Updated last year
- ☆12Aug 4, 2022Updated 4 years ago
- ☆11Mar 16, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆46Sep 22, 2026Updated 2 weeks ago
- ☆15Jun 14, 2022Updated 4 years ago
- ☆10Sep 14, 2023Updated 3 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆24Oct 1, 2022Updated 4 years ago
- ☆20Dec 3, 2019Updated 6 years ago
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- Software and Hardware Characterization of Streaming Graph Analytics Workloads☆14Aug 15, 2022Updated 4 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆183Mar 4, 2026Updated 7 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Next generation CGRA generator☆119Oct 2, 2026Updated last week
- An integrated CGRA design framework☆94Mar 18, 2025Updated last year
- ☆124Nov 17, 2023Updated 2 years ago
- ☆23Mar 28, 2023Updated 3 years ago
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆90Apr 28, 2024Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- ☆15Apr 3, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆91Mar 30, 2026Updated 6 months ago
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆107Sep 27, 2024Updated 2 years ago
- ☆27Feb 20, 2024Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- A Fast Graph Update Library for FPGA-based Dynamic Graph Processing☆10Dec 20, 2021Updated 4 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆11Oct 17, 2019Updated 6 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Aug 24, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year