PolyArch / dsagen2Links
Domain-Specific Architecture Generator 2
☆22Updated 3 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- STONNE Simulator integrated into SST Simulator☆21Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆36Updated 4 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆29Updated last year
- ☆25Updated last year
- EQueue Dialect☆40Updated 3 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆39Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- ☆32Updated 11 months ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ACM TODAES Best Paper Award, 2022☆28Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 3 years ago
- ☆28Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆29Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Fibertree emulator☆15Updated 11 months ago
- Processing in Memory Emulation☆22Updated 2 years ago
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 8 months ago
- ☆10Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- Heterogenous ML accelerator☆19Updated 5 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆70Updated 6 months ago
- ☆29Updated 3 years ago
- ☆15Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago