PolyArch / dsagen2
Domain-Specific Architecture Generator 2
☆20Updated 2 years ago
Alternatives and similar repositories for dsagen2:
Users that are interested in dsagen2 are comparing it to the libraries listed below
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆35Updated 3 years ago
- NeuraChip Accelerator Simulator☆11Updated 11 months ago
- Heterogenous ML accelerator☆18Updated 6 months ago
- ☆14Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- ☆29Updated 2 weeks ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆34Updated 3 months ago
- ☆25Updated 3 years ago
- ☆26Updated 5 months ago
- An HBM FPGA based SpMV Accelerator☆12Updated 7 months ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- ☆10Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆23Updated last year
- ☆25Updated last year
- ☆26Updated 11 months ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- EQueue Dialect☆40Updated 3 years ago
- ☆16Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆30Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆11Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆74Updated 3 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated 3 years ago
- CasHMC: A Cycle-accurate Simulator for Hybrid Memory Cube☆20Updated 6 years ago