Domain-Specific Architecture Generator 2
☆24Oct 2, 2022Updated 3 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Release of stream-specialization software/hardware stack.☆123May 5, 2023Updated 3 years ago
- ☆19Oct 18, 2017Updated 8 years ago
- Heterogenous ML accelerator☆22May 5, 2025Updated last year
- ☆11Aug 4, 2022Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11Mar 16, 2022Updated 4 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆45Jun 16, 2025Updated 11 months ago
- ☆15Jun 14, 2022Updated 3 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- [ICASSP'20] DNN-Chip Predictor: An Analytical Performance Predictor for DNN Accelerators with Various Dataflows and Hardware Architecture…☆25Oct 1, 2022Updated 3 years ago
- ☆24Nov 10, 2020Updated 5 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- Software and Hardware Characterization of Streaming Graph Analytics Workloads☆14Aug 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆172Mar 4, 2026Updated 2 months ago
- Next generation CGRA generator☆120May 13, 2026Updated last week
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆38Jan 16, 2025Updated last year
- An integrated CGRA design framework☆92Mar 18, 2025Updated last year
- ☆23Mar 28, 2023Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 5 years ago
- ☆121Nov 17, 2023Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆47Jan 26, 2023Updated 3 years ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CGRA framework with vectorization support.☆48May 8, 2026Updated last week
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆88Apr 28, 2024Updated 2 years ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- ☆15Apr 3, 2020Updated 6 years ago
- chipyard in mill :P☆77Nov 20, 2023Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆83Mar 30, 2026Updated last month
- Codes for our paper "Exploring Bit-Slice Sparsity in Deep Neural Networks for Efficient ReRAM-Based Deployment" [NeurIPS'19 EMC2 workshop]…☆10Oct 12, 2020Updated 5 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆24Aug 24, 2024Updated last year
- ☆26Feb 20, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆100Sep 27, 2024Updated last year
- ☆13Dec 7, 2023Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆48Apr 4, 2022Updated 4 years ago
- HLS-based Graph Processing Framework on FPGAs☆152Oct 11, 2022Updated 3 years ago
- Express DLA implementation for FPGA, revised based on NVDLA.☆12Oct 17, 2019Updated 6 years ago
- Timeloop performs modeling, mapping and code-generation for tensor algebra workloads on various accelerator architectures.☆483Apr 30, 2026Updated 3 weeks ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago