PolyArch / dsagen2Links
Domain-Specific Architecture Generator 2
☆21Updated 3 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- ☆11Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆30Updated last year
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- ☆32Updated last year
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆25Updated last year
- ☆37Updated 4 years ago
- ☆40Updated 8 months ago
- EQueue Dialect☆41Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆60Updated 4 years ago
- An HBM FPGA based SpMV Accelerator☆17Updated last year
- agile hardware-software co-design☆52Updated 3 years ago
- Fibertree emulator☆15Updated last year
- A simulation framework for modeling efficiency of Graph Neural Network Dataflows☆23Updated 9 months ago
- ☆15Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆44Updated 2 years ago
- SimplePIM is the first high-level programming framework for real-world processing-in-memory (PIM) architectures. Described in the PACT 20…☆31Updated 2 years ago
- ☆14Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- ☆16Updated 3 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆44Updated 11 months ago
- A Toy-Purpose TPU Simulator☆20Updated last year
- ☆28Updated 2 years ago
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆77Updated 7 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago