PolyArch / dsagen2Links
Domain-Specific Architecture Generator 2
☆21Updated 2 years ago
Alternatives and similar repositories for dsagen2
Users that are interested in dsagen2 are comparing it to the libraries listed below
Sorting:
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ☆35Updated 4 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆26Updated 3 years ago
- ordspecsim: The Swarm architecture simulator☆24Updated 2 years ago
- NPUsim: Full-Model, Cycle-Level, and Value-Aware Simulator for DNN Accelerators☆36Updated 5 months ago
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- ☆14Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆31Updated 2 months ago
- Heterogenous ML accelerator☆18Updated last month
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆28Updated 5 months ago
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆33Updated last week
- HLS project modeling various sparse accelerators.☆12Updated 3 years ago
- ☆10Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- GNNear: Accelerating Full-Batch Training of Graph NeuralNetworks with Near-Memory Processing☆13Updated 2 years ago
- DASS HLS Compiler☆29Updated last year
- ☆28Updated 2 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 4 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- A Toy-Purpose TPU Simulator☆19Updated last year
- An HBM FPGA based SpMV Accelerator☆13Updated 9 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- EQueue Dialect☆40Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated this week