☆24Nov 10, 2020Updated 5 years ago
Alternatives and similar repositories for muir
Users that are interested in muir are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Sep 14, 2020Updated 6 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆69Oct 9, 2024Updated 2 years ago
- ☆13Aug 1, 2024Updated 2 years ago
- Code released to accompany the ISCA paper: "T4: Compiling Sequential Code for Effective Speculative Parallelization in Hardware"☆29Feb 18, 2022Updated 4 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- HLS branch of Halide☆78Jul 6, 2018Updated 8 years ago
- Spatial: "Specify Parameterized Accelerators Through Inordinately Abstract Language"☆292Jun 2, 2024Updated 2 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆63Mar 17, 2022Updated 4 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Fibertree emulator☆16Nov 4, 2024Updated 2 years ago
- Data-Centric MLIR dialect☆47Oct 16, 2023Updated 3 years ago
- Designing Relocatable FPGA Partitions with Vivado Design Suite☆10Apr 20, 2018Updated 8 years ago
- A novel spatial accelerator for horizontal diffusion weather stencil computation, as described in ICS 2023 paper by Singh et al. (https:/…☆23Jul 27, 2023Updated 3 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The Chronos FPGA Framework to accelerate ordered applications☆22May 20, 2020Updated 6 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- ☆10Sep 19, 2019Updated 7 years ago
- agile hardware-software co-design☆53Dec 12, 2021Updated 4 years ago
- ☆82Feb 7, 2025Updated last year
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- TC Optimizing Compiler☆16Apr 13, 2026Updated 6 months ago
- The Shang high-level synthesis framework☆120May 29, 2014Updated 12 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 8 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆28May 23, 2024Updated 2 years ago
- Quickstart for Spatial language☆35Oct 1, 2020Updated 6 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- ☆88Mar 5, 2024Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆118Sep 9, 2023Updated 3 years ago
- Domain-Specific Architecture Generator 2☆28Oct 2, 2022Updated 4 years ago
- Polyhedral Compilation tool for High Level Synthesis.☆11May 13, 2014Updated 12 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- ☆13Jan 8, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆169Jun 17, 2026Updated 4 months ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 4 years ago
- Fork of Hipacc generating code for Vivado HLS and Altera OpenCL☆24Oct 8, 2018Updated 8 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49May 21, 2022Updated 4 years ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆101Jan 29, 2026Updated 9 months ago
- Time-sensitive affine types for predictable hardware generation☆152Jan 5, 2026Updated 10 months ago