sfu-arch / muirLinks
☆24Updated 4 years ago
Alternatives and similar repositories for muir
Users that are interested in muir are comparing it to the libraries listed below
Sorting:
- HeteroHalide: From Image Processing DSL to Efficient FPGA Acceleration☆15Updated 5 years ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆50Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- DASS HLS Compiler☆29Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆58Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- ☆16Updated 2 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 8 months ago
- EQueue Dialect☆40Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆63Updated 11 months ago
- ☆61Updated last week
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆29Updated 8 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 3 months ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 4 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆49Updated 3 years ago
- ☆30Updated 6 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- Fast, Accurate and Convenient Light-Weight HLS Framework for Academic Design Space Exploration and Evaluation. (LLVM-11)☆61Updated 3 years ago
- ☆29Updated 7 years ago
- Accelerating SSSP for power-law graphs using an FPGA.☆23Updated 3 years ago
- CGRA framework with vectorization support.☆35Updated last week
- DATuner Repository☆18Updated 7 years ago
- An LLVM pass to prove that an II works for the given loop for Vitis HLS☆11Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year