xuanyoya / Interstellar-CNN-scheduler
Tool for optimize CNN blocking
☆94Updated 5 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- Simulator for BitFusion☆99Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- ☆33Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- ☆70Updated 5 years ago
- ☆40Updated 10 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated 3 weeks ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- ☆71Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- MAESTRO binary release☆22Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 weeks ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆25Updated 3 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- MAERI public release☆31Updated 3 years ago
- ☆51Updated last month
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆27Updated 6 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆67Updated 2 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆66Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆131Updated 11 months ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago