xuanyoya / Interstellar-CNN-schedulerLinks
Tool for optimize CNN blocking
☆94Updated 5 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆146Updated 2 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Simulator for BitFusion☆100Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆41Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 3 months ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆111Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- ☆71Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆46Updated 3 years ago
- ☆72Updated 2 years ago
- ☆33Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- ☆28Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆76Updated 6 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆177Updated last year
- Explore the energy-efficient dataflow scheduling for neural networks.☆225Updated 4 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆81Updated last year
- ☆35Updated 5 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- FlexASR: A Reconfigurable Hardware Accelerator for Attention-based Seq-to-Seq Networks☆46Updated 5 months ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆221Updated last year