xuanyoya / Interstellar-CNN-scheduler
Tool for optimize CNN blocking
☆94Updated 5 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler:
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
- Simulator for BitFusion☆99Updated 4 years ago
- RTL implementation of Flex-DPE.☆99Updated 5 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆52Updated last week
- ☆71Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆43Updated 2 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆136Updated 2 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 5 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆33Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- ☆70Updated 5 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated 2 months ago
- A DSL for Systolic Arrays☆78Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆38Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆39Updated 9 months ago
- ☆25Updated 3 years ago
- agile hardware-software co-design☆46Updated 3 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- MAERI public release☆31Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆84Updated 11 months ago
- STONNE: A Simulation Tool for Neural Networks Engines☆130Updated 10 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆56Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- ☆26Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago