xuanyoya / Interstellar-CNN-scheduler
Tool for optimize CNN blocking
☆93Updated 4 years ago
Related projects ⓘ
Alternatives and complementary repositories for Interstellar-CNN-scheduler
- RTL implementation of Flex-DPE.☆91Updated 4 years ago
- Simulator for BitFusion☆92Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆126Updated 2 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- A DSL for Systolic Arrays☆78Updated 5 years ago
- ☆70Updated last year
- Release of stream-specialization software/hardware stack.☆116Updated last year
- MAERI public release☆31Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- ☆69Updated 4 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆31Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆34Updated 4 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆99Updated last year
- Automatic generation of FPGA-based learning accelerators for the neural network family☆59Updated 4 years ago
- ☆25Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆118Updated 5 months ago
- agile hardware-software co-design☆46Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago