xuanyoya / Interstellar-CNN-scheduler
Tool for optimize CNN blocking
☆93Updated 4 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler:
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
- RTL implementation of Flex-DPE.☆97Updated 5 years ago
- Simulator for BitFusion☆95Updated 4 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆134Updated last week
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆62Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆68Updated 5 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last month
- ☆32Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆41Updated 2 years ago
- ☆71Updated 2 years ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- ☆69Updated 4 years ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆61Updated 5 years ago
- Eyeriss chip simulator☆36Updated 4 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated last week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 2 years ago
- ☆39Updated 8 months ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆36Updated 2 years ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆25Updated 3 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆46Updated this week
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆68Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆62Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆117Updated 4 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago
- ☆22Updated 3 months ago