xuanyoya / Interstellar-CNN-schedulerLinks
Tool for optimize CNN blocking
☆93Updated 5 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆113Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆150Updated 4 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆140Updated 4 months ago
- Simulator for BitFusion☆102Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆41Updated last year
- ☆72Updated 2 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆58Updated last week
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A Fast DNN Accelerator Design Space Exploration Framework.☆46Updated 3 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆32Updated 4 years ago
- ☆29Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆86Updated last year
- A DSL for Systolic Arrays☆82Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- AutoSA: Polyhedral-Based Systolic Array Compiler☆224Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆60Updated 7 months ago
- A pre-RTL, power-performance model for fixed-function accelerators☆180Updated last year
- ☆71Updated 5 years ago
- Exercises for exploring the Fibertree, Timeloop and Accelergy tools☆106Updated 6 months ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆236Updated last year