xuanyoya / Interstellar-CNN-schedulerLinks
Tool for optimize CNN blocking
☆94Updated 5 years ago
Alternatives and similar repositories for Interstellar-CNN-scheduler
Users that are interested in Interstellar-CNN-scheduler are comparing it to the libraries listed below
Sorting:
- RTL implementation of Flex-DPE.☆103Updated 5 years ago
- Simulator for BitFusion☆100Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- ☆71Updated 5 years ago
- ☆41Updated 11 months ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆141Updated 3 weeks ago
- ☆71Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆53Updated 2 months ago
- A DSL for Systolic Arrays☆79Updated 6 years ago
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- ☆33Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆54Updated this week
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆39Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- ☆26Updated 3 years ago
- Eyeriss chip simulator☆36Updated 5 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆132Updated last week
- MAESTRO binary release☆23Updated 5 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 10 months ago
- ☆55Updated 3 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆28Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆31Updated 4 years ago