ecolab-nus / morpher
An Open-Source Tool for CGRA Accelerators
☆64Updated 2 weeks ago
Alternatives and similar repositories for morpher:
Users that are interested in morpher are comparing it to the libraries listed below
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- ☆44Updated last month
- An integrated CGRA design framework☆88Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- ☆50Updated last month
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- A list of our chiplet simulaters☆32Updated last month
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated last week
- DRA+RISC-V Exploration Framework☆16Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆51Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 7 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆30Updated last month
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆49Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆150Updated 2 years ago
- ☆27Updated 6 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated last week
- ☆29Updated 4 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆76Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆79Updated 9 months ago