ecolab-nus / morpherLinks
An Open-Source Tool for CGRA Accelerators
☆65Updated last month
Alternatives and similar repositories for morpher
Users that are interested in morpher are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An integrated CGRA design framework☆88Updated 2 months ago
- ☆44Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- ☆53Updated 2 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆26Updated 8 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆53Updated last month
- A list of our chiplet simulaters☆32Updated 2 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆29Updated 6 months ago
- CGRA Compilation Framework☆83Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- DRA+RISC-V Exploration Framework☆16Updated last year
- ☆32Updated 5 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆33Updated 2 weeks ago
- RTL implementation of Flex-DPE.☆100Updated 5 years ago
- gem5 repository to study chiplet-based systems☆74Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆122Updated 5 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆53Updated 2 months ago