ecolab-nus / morpherLinks
An Open-Source Tool for CGRA Accelerators
☆67Updated 3 months ago
Alternatives and similar repositories for morpher
Users that are interested in morpher are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆23Updated last year
- An integrated CGRA design framework☆90Updated 4 months ago
- ☆47Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆135Updated last month
- ☆56Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 9 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆26Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆73Updated last week
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆154Updated 2 years ago
- CGRA Compilation Framework☆84Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆94Updated 10 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated this week
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆135Updated last month
- gem5 repository to study chiplet-based systems☆77Updated 6 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆30Updated 10 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆55Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆60Updated 4 months ago
- HW Architecture-Mapping Design Space Exploration Framework for Deep Learning Accelerators☆154Updated last week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆221Updated 2 years ago
- A list of our chiplet simulaters☆33Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- RTL implementation of Flex-DPE.☆107Updated 5 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆148Updated this week
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆56Updated 4 months ago