A low power platform based on X-HEEP and integrating the ESL-CGRA
☆22Nov 12, 2025Updated 10 months ago
Alternatives and similar repositories for HEEPsilon
Users that are interested in HEEPsilon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆25Apr 10, 2026Updated 6 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆56Oct 31, 2025Updated 11 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Aug 28, 2026Updated last month
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆306Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- OpenMP front-end based on LLVM for CGRAs☆11Oct 2, 2022Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆35Sep 12, 2025Updated last year
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- ☆17Apr 23, 2026Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆91Mar 30, 2026Updated 6 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- matrix-coprocessor for RISC-V☆40Feb 27, 2026Updated 7 months ago
- ☆16Jul 10, 2024Updated 2 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 4 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 3 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- CMake based hardware build system☆45Aug 31, 2026Updated last month
- ☆64Mar 24, 2025Updated last year
- CGRA framework with vectorization support.☆55Sep 27, 2026Updated 2 weeks ago
- KID-PPG package for heart rate extraction from photoplethysmography signals☆16Sep 4, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Sep 28, 2026Updated last week
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 8 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆54May 8, 2026Updated 5 months ago
- Next generation CGRA generator☆119Updated this week
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆21May 26, 2021Updated 5 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆13Aug 5, 2023Updated 3 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆39Mar 11, 2026Updated 7 months ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆21Oct 22, 2025Updated 11 months ago
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆16Nov 15, 2022Updated 3 years ago
- ☆37Sep 23, 2026Updated 2 weeks ago
- DNN Compiler for Heterogeneous SoCs☆79Aug 20, 2026Updated last month