esl-epfl / HEEPsilon

Related projects: ⓘ

• yhqiu16 / TRAM
  Template-based Reconfigurable Architecture Modeling Framework
  ☆13Updated 2 years ago
• pku-dasys / pillars
  An integrated CGRA design framework
  ☆82Updated 9 months ago
• ecolab-nus / morpher
  An Open-Source Tool for CGRA Accelerators
  ☆50Updated last month
• tancheng / CGRA-Flow
  CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.
  ☆102Updated last week
• rgb000000 / eyeriss-chisel3
  eyeriss-chisel3
  ☆35Updated 2 years ago
• vaughnbetz / COFFE
  ☆38Updated last week
• yhqiu16 / FDRA
  DRA+RISC-V Exploration Framework
  ☆12Updated 8 months ago
• pnnl / soda-opt
  ☆32Updated 2 months ago
• zhaijw18 / mcpat-calib-public
  A RISC-V BOOM Microarchitecture Power Modeling Framework
  ☆17Updated last year
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆131Updated last year
• lana555 / dynamatic
  ☆86Updated 6 months ago
• anan-cn / Open-Source-Network-on-Chip-Router-RTL
  ☆63Updated 9 years ago
• suoglu / Fixed-Floating-Point-Adder-Multiplier
  16-bit Adder Multiplier hardware on Digilent Basys 3
  ☆62Updated last year
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆53Updated this week
• karthisugumar / CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2
  A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…
  ☆121Updated 4 years ago
• andrewboutros / rad-flow
  The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…
  ☆25Updated last week
• rapidstream-org / rapidstream-tapa
  RapidStream-TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆149Updated last week
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆60Updated 2 years ago
• FCAS-ZJU / chiplet_simulators
  A list of our chiplet simulaters
  ☆18Updated 3 years ago
• riscv-stc / riscv-matrix-project
  Top project for RISC-V Matrix extension proposal and related opensource implementations.
  ☆22Updated 5 months ago
• cornell-brg / pymtl3-net
  Project repo for the POSH on-chip network generator
  ☆41Updated last year
• UT-LCA / ML4Accel-Dataset
  Dataset for ML-guided Accelerator Design
  ☆30Updated 5 months ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆33Updated 6 months ago
• UCLA-VAST / AutoBridge
  [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.
  ☆117Updated last year
• ic-lab-duth / NoCpad
  HLS for Networks-on-Chip
  ☆27Updated 3 years ago
• erihsu / INT_FP_MAC
  INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.
  ☆79Updated 3 years ago
• bakhshalipour / NoC-Verilog
  A verilog implementation for Network-on-Chip
  ☆60Updated 6 years ago
• amonemi / ProNoC
  Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).
  ☆43Updated 3 months ago
• Parimala6 / Floating-point-MAC-verilog
  32 - bit floating point Multiplier Accumulator Unit (MAC)
  ☆21Updated 3 years ago
• ehw-fit / evoapproxlib
  Library of approximate arithmetic circuits
  ☆46Updated 2 years ago