A low power platform based on X-HEEP and integrating the ESL-CGRA
☆18Nov 12, 2025Updated 4 months ago
Alternatives and similar repositories for HEEPsilon
Users that are interested in HEEPsilon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆48Oct 31, 2025Updated 4 months ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆14Mar 3, 2026Updated 2 weeks ago
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆251Updated this week
- ESL-CGRA-simulator☆16Updated this week
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- matrix-coprocessor for RISC-V☆31Feb 27, 2026Updated 3 weeks ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 6 months ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆12Sep 30, 2022Updated 3 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 8 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- ☆11Jun 28, 2020Updated 5 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆62Mar 24, 2025Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 6 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor☆14Nov 12, 2025Updated 4 months ago
- EQueue Dialect☆42Feb 3, 2022Updated 4 years ago
- CMake based hardware build system☆35Updated this week
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆21Dec 10, 2022Updated 3 years ago
- Next generation CGRA generator☆119Updated this week
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆14Nov 15, 2022Updated 3 years ago
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆48Feb 16, 2026Updated last month
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆12Oct 14, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- A bit-level sparsity-awared multiply-accumulate process element.☆18Jul 9, 2024Updated last year
- Heterogeneous simulator for DECADES Project☆32May 23, 2024Updated last year
- ☆12Aug 5, 2023Updated 2 years ago
- ☆26Jan 30, 2026Updated last month
- ☆59Feb 18, 2019Updated 7 years ago
- LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.☆19Oct 22, 2025Updated 5 months ago
- An integrated CGRA design framework☆91Mar 18, 2025Updated last year
- Generator for MLIR files from known front-ends☆16Oct 31, 2023Updated 2 years ago