A low power platform based on X-HEEP and integrating the ESL-CGRA
☆20Nov 12, 2025Updated 8 months ago
Alternatives and similar repositories for HEEPsilon
Users that are interested in HEEPsilon are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 3 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆54Oct 31, 2025Updated 8 months ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 3 years ago
- C++ 17 Hardware abstraction layer generator from systemrdl☆16Jul 2, 2026Updated 3 weeks ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- eXtensible Heterogeneous Energy-Efficient Platform based on RISC-V☆287Updated this week
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆33Sep 12, 2025Updated 10 months ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆84Mar 30, 2026Updated 3 months ago
- ☆16Apr 23, 2026Updated 3 months ago
- matrix-coprocessor for RISC-V☆36Feb 27, 2026Updated 4 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 6 months ago
- A high-level performance analysis tool for FPGA-based accelerators☆19Jun 2, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- An Open-Source Processor for Accelerating Spiking Neural Network☆13Sep 30, 2022Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- MessagePack implementation for VHDL☆11Nov 29, 2017Updated 8 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- CMake based hardware build system☆44Updated this week
- ☆63Mar 24, 2025Updated last year
- BYU Pynq PR Video Pipeline Hardware☆13Oct 2, 2025Updated 9 months ago
- CGRA framework with vectorization support.☆51Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆18Updated this week
- A Plug-and-play Lightweight tool for the Inference Optimization of Deep Neural networks☆52May 8, 2026Updated 2 months ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- EQueue Dialect☆43Feb 3, 2022Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆22Dec 10, 2022Updated 3 years ago
- Next generation CGRA generator☆119Jul 16, 2026Updated last week
- MLSys 2021 paper: MicroRec: efficient recommendation inference by hardware and data structure solutions☆21May 26, 2021Updated 5 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- An open source generator for standard cell based memories.☆14Sep 6, 2016Updated 9 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆12Aug 5, 2023Updated 2 years ago
- TeLLMe: An Efficient End-to-End Ternary LLM Prefill and Decode Accelerator with Table-Lookup Matmul on Edge FPGAs [FPGA2026]☆32Mar 11, 2026Updated 4 months ago
- ☆35Jul 13, 2026Updated last week
- Unlimited Vector Extension with Data Streaming Support☆12Nov 25, 2024Updated last year
- 📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.☆15Nov 15, 2022Updated 3 years ago
- DNN Compiler for Heterogeneous SoCs☆71Jun 23, 2026Updated 3 weeks ago
- Generates a SystemVerilog assertion interface for a given SV RTL design☆20Mar 23, 2025Updated last year