esl-epfl / HEEPsilonLinks
A low power platform based on X-HEEP and integrating the ESL-CGRA
☆15Updated last month
Alternatives and similar repositories for HEEPsilon
Users that are interested in HEEPsilon are comparing it to the libraries listed below
Sorting:
- An integrated CGRA design framework☆91Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆74Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆140Updated 4 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- ☆17Updated 5 months ago
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆105Updated 5 years ago
- A list of our chiplet simulaters☆43Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆25Updated last month
- An Open-Hardware CGRA for accelerated computation on the edge.☆35Updated last year
- eyeriss-chisel3☆41Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆13Updated 5 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆67Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Acceler…☆173Updated 5 years ago
- ESL-CGRA-simulator☆13Updated last month
- ☆44Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆175Updated 2 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- Verilog implementation of Softmax function☆73Updated 3 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆157Updated last week
- Public release☆57Updated 6 years ago
- A Chisel RTL generator for network-on-chip interconnects☆215Updated 2 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- Library of approximate arithmetic circuits☆56Updated 3 years ago
- ☆120Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆81Updated 3 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆82Updated 2 years ago
- ☆16Updated 5 years ago
- RTL implementation of Flex-DPE.☆113Updated 5 years ago