cornell-brg / pymtl3-net
Project repo for the POSH on-chip network generator
☆43Updated last year
Related projects ⓘ
Alternatives and complementary repositories for pymtl3-net
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆46Updated 7 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- HLS for Networks-on-Chip☆31Updated 3 years ago
- ☆87Updated 8 months ago
- ☆67Updated 10 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- An integrated CGRA design framework☆83Updated last week
- ☆51Updated this week
- Benchmarks for Accelerator Design and Customized Architectures☆116Updated 4 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- fakeram generator for use by researchers who do not have access to commercial ram generators☆33Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆135Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆121Updated last year
- An infrastructure for integrated EDA☆38Updated last year
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- ☆12Updated this week
- Next generation CGRA generator☆106Updated this week
- Public release☆46Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- A GPU acceleration flow for RTL simulation with batch stimulus☆93Updated 7 months ago
- ☆24Updated 9 months ago
- A Style Guide for the Chisel Hardware Construction Language☆106Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- ☆66Updated last year