cornell-brg / pymtl3-netLinks
Project repo for the POSH on-chip network generator
☆46Updated 2 months ago
Alternatives and similar repositories for pymtl3-net
Users that are interested in pymtl3-net are comparing it to the libraries listed below
Sorting:
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆63Updated 5 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- ☆86Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- HLS for Networks-on-Chip☆34Updated 4 years ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- Development of a Network on Chip Simulation using SystemC.☆32Updated 7 years ago
- An integrated CGRA design framework☆88Updated 2 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- ☆27Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆49Updated 6 years ago
- ☆75Updated 10 years ago
- ☆33Updated 6 years ago
- ☆26Updated last year
- General Purpose AXI Direct Memory Access☆50Updated last year
- Fast and Flexible FPGA development using Hierarchical Partial Reconfiguration (FPT 2022)☆14Updated last year
- ☆42Updated 8 months ago
- ☆44Updated this week
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆55Updated 3 years ago
- Pure digital components of a UCIe controller☆63Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆18Updated 7 years ago
- Next generation CGRA generator☆111Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week