cornell-brg / pymtl3-net
Project repo for the POSH on-chip network generator
☆44Updated last year
Alternatives and similar repositories for pymtl3-net:
Users that are interested in pymtl3-net are comparing it to the libraries listed below
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆25Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆52Updated last week
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CGRA framework with vectorization support.☆27Updated this week
- ☆25Updated last year
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆121Updated this week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆56Updated 2 weeks ago
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- This is a tutorial on standard digital design flow☆74Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated last year
- ☆71Updated 10 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆37Updated 6 months ago
- ☆87Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆120Updated 2 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆20Updated 6 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- ☆41Updated 6 months ago
- An integrated CGRA design framework☆86Updated 4 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆60Updated 5 years ago
- ☆31Updated 5 years ago
- Documentation for the entire CGRAFlow☆19Updated 3 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆50Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆70Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆76Updated 11 months ago