Project repo for the POSH on-chip network generator
☆52Mar 18, 2025Updated 11 months ago
Alternatives and similar repositories for pymtl3-net
Users that are interested in pymtl3-net are comparing it to the libraries listed below
Sorting:
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆169Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆154Feb 18, 2026Updated 2 weeks ago
- ☆34Nov 6, 2024Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 6 years ago
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆446Aug 24, 2025Updated 6 months ago
- Next generation CGRA generator☆118Feb 14, 2026Updated 3 weeks ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆14Updated this week
- CGRA framework with vectorization support.☆44Updated this week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- ☆14Feb 1, 2026Updated last month
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 5 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆23Jul 29, 2022Updated 3 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Oct 31, 2023Updated 2 years ago
- MICRO 2023 Evaluation Artifact for TeAAL☆10Oct 26, 2023Updated 2 years ago
- CGRA Compilation Framework☆91Jul 15, 2023Updated 2 years ago
- BookSim 2.0☆405Jun 24, 2024Updated last year
- Python-based hardware modeling framework☆245Oct 27, 2019Updated 6 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated last week
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- A home for Genesis2 sources.☆44Updated this week
- Business Rule Engine Hardware Accelerator☆14Jun 18, 2020Updated 5 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- ☆72Mar 22, 2020Updated 5 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Sep 24, 2021Updated 4 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 6 years ago
- Stencil with Optimized Dataflow Architecture☆12Feb 27, 2024Updated 2 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆12Sep 15, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago