Project repo for the POSH on-chip network generator
☆53Mar 18, 2025Updated last year
Alternatives and similar repositories for pymtl3-net
Users that are interested in pymtl3-net are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- The programming runtime and interfaces for ARENA.☆14Sep 14, 2021Updated 4 years ago
- PyMTL3 wrapper of the Berkeley Hardfloat IP☆10Aug 9, 2023Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆82Jan 6, 2026Updated 7 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆180Mar 4, 2026Updated 5 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆164Jun 17, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Pymtl 3 (Mamba), an open-source Python-based hardware generation, simulation, and verification framework☆465Jul 2, 2026Updated last month
- ☆15Mar 17, 2026Updated 5 months ago
- CGRA framework with vectorization support.☆52Aug 19, 2026Updated last week
- Code for PyMTL Tutorial @ ISCA 2019☆11Jun 22, 2019Updated 7 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 3 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 4 years ago
- Next generation CGRA generator☆119Updated this week
- ☆35Nov 6, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CGRA Compilation Framework☆93Jul 15, 2023Updated 3 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆295Jun 18, 2026Updated 2 months ago
- Python-based hardware modeling framework☆247Oct 27, 2019Updated 6 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- BookSim 2.0☆452Jun 24, 2024Updated 2 years ago
- Network on Chip for MPSoC☆29Aug 7, 2026Updated 3 weeks ago
- ☆18Feb 3, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Apr 8, 2021Updated 5 years ago
- ☆11Sep 10, 2025Updated 11 months ago
- An Open-Source Tool for CGRA Accelerators☆34Sep 12, 2025Updated 11 months ago
- Industry standard I/O for nMigen☆12Apr 23, 2020Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- ESL-CGRA-simulator☆22Apr 10, 2026Updated 4 months ago
- MICRO 2023 Evaluation Artifact for TeAAL☆12Oct 26, 2023Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39May 24, 2026Updated 3 months ago
- FPU Generator☆20Aug 15, 2026Updated 2 weeks ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Business Rule Engine Hardware Accelerator☆15Jun 18, 2020Updated 6 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆39Dec 22, 2023Updated 2 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 4 years ago
- An Open-Source Full-Custom Silicon Compiler for High-Performance FPGA Fabrics☆18Updated this week
- ☆74Mar 22, 2020Updated 6 years ago
- ☆18Mar 7, 2019Updated 7 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 7 years ago