cornell-brg / pymtl3-netLinks
Project repo for the POSH on-chip network generator
☆48Updated 3 months ago
Alternatives and similar repositories for pymtl3-net
Users that are interested in pymtl3-net are comparing it to the libraries listed below
Sorting:
- Next generation CGRA generator☆112Updated this week
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆26Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Public release☆53Updated 5 years ago
- ☆27Updated 5 years ago
- Open source process design kit for 28nm open process☆59Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- Runtime-First FPGA Interchange Routing Contest @ FPGA’24☆33Updated last month
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆51Updated 9 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- ☆44Updated 5 years ago
- ☆43Updated 10 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- DASS HLS Compiler☆29Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- General Purpose AXI Direct Memory Access☆53Updated last year
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- ☆59Updated this week
- ☆60Updated 2 months ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆110Updated last year