cornell-brg / pymtl3-netLinks
Project repo for the POSH on-chip network generator
☆49Updated 4 months ago
Alternatives and similar repositories for pymtl3-net
Users that are interested in pymtl3-net are comparing it to the libraries listed below
Sorting:
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆66Updated 5 years ago
- Public release☆57Updated 5 years ago
- ☆27Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆51Updated 8 years ago
- ☆43Updated 10 months ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- ☆77Updated 10 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆126Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- SRAM☆22Updated 4 years ago
- Next generation CGRA generator☆112Updated last week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- ☆66Updated 2 years ago
- ☆26Updated last year
- HLS for Networks-on-Chip☆35Updated 4 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆122Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Open source RTL simulation acceleration on commodity hardware☆28Updated 2 years ago
- ☆86Updated last year
- Open source process design kit for 28nm open process☆60Updated last year
- This is a tutorial on standard digital design flow☆78Updated 4 years ago
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆42Updated 2 months ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆85Updated last year
- DASS HLS Compiler☆29Updated last year
- ☆11Updated 3 months ago
- Modular Multi-ported SRAM-based Memory☆30Updated 8 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆58Updated 2 weeks ago