cornell-brg / pymtl3-net
Project repo for the POSH on-chip network generator
☆45Updated last month
Alternatives and similar repositories for pymtl3-net:
Users that are interested in pymtl3-net are comparing it to the libraries listed below
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆49Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated last month
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- HLS for Networks-on-Chip☆34Updated 4 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 4 years ago
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- ☆26Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆62Updated 5 years ago
- Ratatoskr NoC Simulator☆24Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 11 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆36Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆27Updated 2 years ago
- Advanced Architecture Labs with CVA6☆58Updated last year
- Next generation CGRA generator☆111Updated this week
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆81Updated last year
- ☆25Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆53Updated 3 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated last week
- ☆74Updated 10 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- Pure digital components of a UCIe controller☆62Updated this week
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆25Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- ☆15Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- Public release☆51Updated 5 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆71Updated 2 weeks ago
- ☆32Updated 6 years ago