cornell-brg / pymtl3-net
Project repo for the POSH on-chip network generator
☆43Updated last year
Alternatives and similar repositories for pymtl3-net:
Users that are interested in pymtl3-net are comparing it to the libraries listed below
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆48Updated 7 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆50Updated this week
- Ratatoskr NoC Simulator☆24Updated 3 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆118Updated 2 weeks ago
- HLS for Networks-on-Chip☆33Updated 4 years ago
- ☆24Updated 5 years ago
- CGRA framework with vectorization support.☆25Updated this week
- Tests for example Rocket Custom Coprocessors☆69Updated 5 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆75Updated 10 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆35Updated 2 years ago
- This is a tutorial on standard digital design flow☆73Updated 3 years ago
- ☆25Updated last year
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last week
- ☆70Updated 10 years ago
- ☆26Updated 7 years ago
- An integrated CGRA design framework☆85Updated 3 months ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆55Updated 3 weeks ago
- Pure digital components of a UCIe controller☆54Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆59Updated 2 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆27Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆140Updated last year
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- ☆15Updated 3 years ago
- ☆40Updated 5 years ago