cucapra / EventQueueLinks
EQueue Dialect
☆42Updated 4 years ago
Alternatives and similar repositories for EventQueue
Users that are interested in EventQueue are comparing it to the libraries listed below
Sorting:
- ☆62Updated 10 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Updated last year
- agile hardware-software co-design☆52Updated 4 years ago
- ☆29Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- ☆109Updated last year
- Domain-Specific Architecture Generator 2☆22Updated 3 years ago
- ☆26Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆62Updated this week
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- ☆17Updated 3 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- ☆60Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 4 years ago
- ☆32Updated last year
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆61Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆22Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆32Updated 4 years ago
- HeteroCL-MLIR dialect for accelerator design☆42Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆67Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆74Updated last month
- ☆28Updated 2 years ago
- UniSparse: An Intermediate Language for General Sparse Format Customization (OOPSLA'24)☆33Updated last year