cucapra / EventQueueLinks
EQueue Dialect
☆40Updated 3 years ago
Alternatives and similar repositories for EventQueue
Users that are interested in EventQueue are comparing it to the libraries listed below
Sorting:
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆29Updated 3 years ago
- agile hardware-software co-design☆52Updated 3 years ago
- ☆101Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆26Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- ☆59Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆78Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆32Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- A graph linear algebra overlay☆51Updated 2 years ago
- Heterogeneous simulator for DECADES Project☆32Updated last year
- Polyhedral High-Level Synthesis in MLIR☆34Updated 2 years ago
- ☆59Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆130Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- ☆28Updated 2 years ago
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆58Updated 6 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆41Updated 9 months ago
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆22Updated 4 years ago