cucapra / EventQueueLinks
EQueue Dialect
☆41Updated 3 years ago
Alternatives and similar repositories for EventQueue
Users that are interested in EventQueue are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- agile hardware-software co-design☆52Updated 4 years ago
- ☆108Updated last year
- ☆61Updated 9 months ago
- ☆26Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆85Updated 2 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Domain-Specific Architecture Generator 2☆21Updated 3 years ago
- ☆29Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆62Updated this week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆25Updated last year
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- CGRA Compilation Framework☆91Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆33Updated last year
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆32Updated last year
- ☆32Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆62Updated 2 months ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆24Updated 5 years ago
- ☆32Updated 4 years ago
- Polyhedral High-Level Synthesis in MLIR☆35Updated 2 years ago
- A Generic Distributed Auto-Tuning Infrastructure☆24Updated 4 years ago
- A hardware synthesis framework with multi-level paradigm☆43Updated last year
- ☆28Updated 2 years ago
- ☆60Updated 2 years ago