cucapra / EventQueue

Related projects ⓘ

Alternatives and complementary repositories for EventQueue

• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆53Updated last month
• ucb-bar / cosa
  A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)
  ☆74Updated last year
• TeCSAR-UNCC / gem5-SALAM
  ☆84Updated 9 months ago
• pku-liang / HASCO
  agile hardware-software co-design
  ☆46Updated 2 years ago
• he-actlab / planaria.code
  ☆25Updated 3 years ago
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆63Updated 5 years ago
• MPSLab-ASU / dMazeRunner
  dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators
  ☆44Updated 2 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆56Updated last month
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆36Updated 8 months ago
• PolyArch / dsa-framework
  Release of stream-specialization software/hardware stack.
  ☆116Updated last year
• UCLA-VAST / soda-compiler
  Stencil with Optimized Dataflow Architecture Compiler
  ☆16Updated 4 years ago
• kartik-hegde / mindmappings
  A reference implementation of the Mind Mappings Framework.
  ☆28Updated 2 years ago
• stonne-simulator / sst-elements-with-stonne
  STONNE Simulator integrated into SST Simulator
  ☆17Updated 7 months ago
• pku-liang / TensorLib
  A Spatial Accelerator Generation Framework for Tensor Algebra.
  ☆52Updated 2 years ago
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆80Updated last month
• PolyArch / dsagen2
  Domain-Specific Architecture Generator 2
  ☆20Updated 2 years ago
• sharc-lab / LightningSim
  A fast, accurate trace-based simulator for High-Level Synthesis.
  ☆36Updated 6 months ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆29Updated 2 years ago
• sfu-arch / SpGEMM
  ☆33Updated 3 years ago
• UIUC-ChenLab / Nimblock
  ☆10Updated last year
• adam-smnk / Open-CIM-Compiler
  ☆26Updated 3 years ago
• tancheng / VectorCGRA
  CGRA framework with vectorization support.
  ☆19Updated this week
• StanfordAHA / aha
  ☆51Updated this week
• diwu1990 / uSystolic-Sim
  A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.
  ☆65Updated 3 years ago
• maestro-project / confuciux
  ☆31Updated 3 years ago
• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆116Updated 4 years ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆81Updated last year
• Xilinx / merlin-compiler
  ☆57Updated last year
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆67Updated last week
• casys-kaist / mNPUsim
  mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)
  ☆38Updated 6 months ago