cucapra / EventQueueLinks
EQueue Dialect
☆40Updated 3 years ago
Alternatives and similar repositories for EventQueue
Users that are interested in EventQueue are comparing it to the libraries listed below
Sorting:
- agile hardware-software co-design☆47Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆52Updated 2 months ago
- ☆29Updated 6 months ago
- ☆33Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆91Updated 8 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 5 years ago
- ☆25Updated last year
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- ☆91Updated last year
- A reference implementation of the Mind Mappings Framework.☆29Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆58Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- CGRA Compilation Framework☆83Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆31Updated 3 years ago
- ☆59Updated this week
- ☆26Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆56Updated 5 years ago
- A high-level performance analysis tool for FPGA-based accelerators☆20Updated 8 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 3 years ago
- ☆28Updated 2 years ago
- ☆14Updated 3 years ago