cucapra / EventQueueLinks
EQueue Dialect
☆40Updated 3 years ago
Alternatives and similar repositories for EventQueue
Users that are interested in EventQueue are comparing it to the libraries listed below
Sorting:
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆82Updated last year
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago
- ☆57Updated 5 months ago
- ☆92Updated last year
- ☆25Updated last year
- agile hardware-software co-design☆50Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated 10 months ago
- Domain-Specific Architecture Generator 2☆21Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- CGRA Compilation Framework☆86Updated 2 years ago
- ☆29Updated 3 years ago
- ☆33Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 8 months ago
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆18Updated 3 years ago
- A hardware synthesis framework with multi-level paradigm☆40Updated 7 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆34Updated last year
- A graph linear algebra overlay☆51Updated 2 years ago
- ☆58Updated 2 years ago
- ☆30Updated 9 months ago
- Stencil with Optimized Dataflow Architecture Compiler☆17Updated 5 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆28Updated last year
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆57Updated 5 years ago
- Code base for OOPSLA'24 paper: UniSparse: An Intermediate Language for General Sparse Format Customization☆30Updated 9 months ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Updated 2 years ago
- ☆59Updated last week