cucapra / EventQueue
EQueue Dialect
☆39Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for EventQueue
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- agile hardware-software co-design☆44Updated 2 years ago
- ☆25Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- Release of stream-specialization software/hardware stack.☆116Updated last year
- ☆35Updated 7 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- ☆84Updated 8 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- ☆10Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆31Updated 3 years ago
- CGRA framework with vectorization support.☆19Updated last week
- A hardware synthesis framework with multi-level paradigm☆35Updated last year
- CGRA Compilation Framework☆81Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆79Updated last month
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆44Updated last year
- ☆21Updated last year
- A reference implementation of the Mind Mappings Framework.☆27Updated 2 years ago
- Stencil with Optimized Dataflow Architecture Compiler☆16Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆52Updated 2 years ago
- ☆57Updated last year
- ☆50Updated this week
- The source code for GPGPUSim+Ramulator simulator. In this version, GPGPUSim uses Ramulator to simulate the DRAM. This simulator is used t…☆49Updated 5 years ago