cucapra / gem5-meshLinks
Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
☆11Updated 3 years ago
Alternatives and similar repositories for gem5-mesh
Users that are interested in gem5-mesh are comparing it to the libraries listed below
Sorting:
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆79Updated 3 years ago
- ☆16Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- EQueue Dialect☆40Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- ☆11Updated last week
- Heterogeneous simulator for DECADES Project☆32Updated last year
- ☆45Updated 3 weeks ago
- Heterogenous ML accelerator☆18Updated last month
- MICRO22 artifact evaluation for Sparseloop☆44Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆30Updated 3 years ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆55Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆24Updated 4 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- STONNE Simulator integrated into SST Simulator☆19Updated last year
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- ☆41Updated 11 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆124Updated 5 years ago
- ☆35Updated 4 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆47Updated 3 months ago
- agile hardware-software co-design☆48Updated 3 years ago
- ☆86Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆23Updated last month
- ☆58Updated last year