cucapra / gem5-meshLinks
Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
☆12Updated 4 years ago
Alternatives and similar repositories for gem5-mesh
Users that are interested in gem5-mesh are comparing it to the libraries listed below
Sorting:
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- ☆107Updated last year
- CGRA Compilation Framework☆89Updated 2 years ago
- ☆61Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆72Updated last year
- Tool for optimize CNN blocking☆94Updated 5 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆119Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- ☆13Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆66Updated this week
- Processing in Memory Emulation☆22Updated 2 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆73Updated last month
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- MICRO22 artifact evaluation for Sparseloop☆45Updated 3 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆147Updated 6 months ago
- ☆29Updated 4 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- ☆42Updated last year
- PIMeval simulator and PIMbench suite☆39Updated 3 weeks ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆152Updated 6 months ago
- ☆32Updated last year
- An integrated CGRA design framework☆91Updated 8 months ago