cucapra / gem5-mesh
Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
☆11Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for gem5-mesh
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- ☆33Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- EQueue Dialect☆39Updated 2 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 9 months ago
- ☆25Updated 3 years ago
- ☆37Updated 8 months ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- ☆10Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago
- ☆24Updated 7 months ago
- ☆51Updated 10 months ago
- Processing in Memory Emulation☆18Updated last year
- ☆21Updated last month
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- ☆16Updated 2 years ago
- ☆37Updated 4 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- Domain-Specific Architecture Generator 2☆20Updated 2 years ago
- STONNE Simulator integrated into SST Simulator☆17Updated 7 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- Public repostory for the DAC 2021 paper "Scaling up HBM Efficiency of Top-K SpMV forApproximate Embedding Similarity on FPGAs"☆14Updated 3 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆46Updated 2 years ago