cucapra / gem5-meshLinks
Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.
☆12Updated 3 years ago
Alternatives and similar repositories for gem5-mesh
Users that are interested in gem5-mesh are comparing it to the libraries listed below
Sorting:
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆12Updated last year
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆113Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆155Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- CGRA Compilation Framework☆87Updated 2 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- ☆25Updated last year
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆57Updated 5 months ago
- RTL implementation of Flex-DPE.☆112Updated 5 years ago
- ☆59Updated 6 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆63Updated 9 months ago
- ☆97Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆63Updated last month
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- Heterogenous ML accelerator☆19Updated 4 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆129Updated 5 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆73Updated 2 weeks ago
- ☆29Updated 3 years ago
- ☆58Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 3 months ago
- EQueue Dialect☆40Updated 3 years ago
- Release of stream-specialization software/hardware stack.☆121Updated 2 years ago