esl-epfl / ESL-CGRA-simulatorView external linksLinks
ESL-CGRA-simulator
☆15Sep 8, 2025Updated 5 months ago
Alternatives and similar repositories for ESL-CGRA-simulator
Users that are interested in ESL-CGRA-simulator are comparing it to the libraries listed below
Sorting:
- ☆14Oct 14, 2025Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆30Sep 12, 2025Updated 5 months ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆43Oct 31, 2025Updated 3 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆17Nov 12, 2025Updated 3 months ago
- An Open-Source Tool for CGRA Accelerators☆82Sep 11, 2025Updated 5 months ago
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆23Jan 30, 2024Updated 2 years ago
- CVA6 softcore contest☆21Feb 3, 2026Updated last week
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Jul 17, 2023Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆65Oct 9, 2024Updated last year
- ☆12May 3, 2025Updated 9 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆79Jan 6, 2026Updated last month
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆13Jan 8, 2020Updated 6 years ago
- ☆21Nov 12, 2025Updated 3 months ago
- ☆11Mar 14, 2023Updated 2 years ago
- A fault injection framework for spiking neural networks☆11Dec 28, 2025Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆152Feb 6, 2026Updated last week
- Artifact associated with CHES 2022 paper https://tches.iacr.org/index.php/TCHES/article/view/9817☆12Nov 10, 2023Updated 2 years ago
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 2 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆12Mar 20, 2023Updated 2 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Infrared based vein finder.☆12Oct 9, 2018Updated 7 years ago
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 2 years ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆13Dec 15, 2025Updated 2 months ago
- Introduction to MLIR and xDSL training course☆19Oct 2, 2023Updated 2 years ago
- SGQuant: Squeezing the Last Bit on Graph Neural Networks with Specialized Quantization☆11Aug 12, 2020Updated 5 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆40Oct 31, 2022Updated 3 years ago
- ☆11Aug 4, 2022Updated 3 years ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year
- A patchless architecture, based on MLP-Mixer☆18Dec 30, 2021Updated 4 years ago
- TUM EI7402 SystemC laboratory assignments☆11Aug 10, 2021Updated 4 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- ☆11Apr 16, 2023Updated 2 years ago
- 阿正修改集成RT_thread项目☆13Oct 13, 2020Updated 5 years ago
- HLS project modeling various sparse accelerators.☆12Jan 11, 2022Updated 4 years ago
- ☆10Sep 14, 2023Updated 2 years ago
- including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware v…☆14Nov 19, 2023Updated 2 years ago
- Fibertree emulator☆16Nov 4, 2024Updated last year