ESL-CGRA-simulator
☆20Apr 10, 2026Updated last month
Alternatives and similar repositories for ESL-CGRA-simulator
Users that are interested in ESL-CGRA-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆15Apr 23, 2026Updated 3 weeks ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆51Oct 31, 2025Updated 6 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆19Nov 12, 2025Updated 6 months ago
- An Open-Source Tool for CGRA Accelerators☆32Sep 12, 2025Updated 8 months ago
- An Open-Source Tool for CGRA Accelerators☆83Mar 30, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆80Jan 6, 2026Updated 4 months ago
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 3 years ago
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆23Jan 30, 2024Updated 2 years ago
- Introduction to MLIR and xDSL training course☆20Oct 2, 2023Updated 2 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 2 years ago
- A patchless architecture, based on MLP-Mixer☆18Dec 30, 2021Updated 4 years ago
- CVA6 softcore contest☆24Apr 17, 2026Updated last month
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- Efficient Neural Network Deployment on Heterogenous TinyML Platforms☆16Sep 25, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆158Feb 18, 2026Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- Infrared based vein finder.☆12Oct 9, 2018Updated 7 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- A fault injection framework for spiking neural networks☆10Mar 20, 2026Updated 2 months ago
- ☆11Aug 4, 2022Updated 3 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 2 years ago
- ☆25Jul 12, 2024Updated last year
- ☆21Nov 12, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Efficient Decision tree Ensembles library for IoT edge nodes☆16Jan 29, 2025Updated last year
- ☆20Nov 3, 2025Updated 6 months ago
- Jupyter/Colab intetrace for sequential SAR change detection on GEE☆21Jan 12, 2022Updated 4 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆32Sep 19, 2025Updated 8 months ago
- Music player based on druid GUI☆10May 11, 2023Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16May 5, 2026Updated 2 weeks ago
- A template-based, layer-oriented High Level Synthesis Tool for AI algorithms☆14Apr 28, 2026Updated 3 weeks ago
- build system image for TH1520 boards☆12May 3, 2026Updated 2 weeks ago
- ☆29Apr 2, 2026Updated last month
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- This repository provides a Linux kernel driver for AXI UART Lite accessed via PCIe XDMA. It enables efficient DMA-based UART communicatio…☆16May 2, 2025Updated last year
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 9 months ago
- ☆18Apr 23, 2025Updated last year
- Digital IC design and vlsi notes☆14Jun 24, 2020Updated 5 years ago
- A classic five stage pipelined processor☆13Mar 13, 2024Updated 2 years ago
- using opencv-python cv2.grabCut to cut image interactively☆10Jun 10, 2018Updated 7 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago