ESL-CGRA-simulator
☆22Apr 10, 2026Updated 3 months ago
Alternatives and similar repositories for ESL-CGRA-simulator
Users that are interested in ESL-CGRA-simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open-Hardware CGRA for accelerated computation on the edge.☆54Oct 31, 2025Updated 8 months ago
- ☆16Apr 23, 2026Updated 2 months ago
- ☆22Jun 24, 2026Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆33Sep 12, 2025Updated 10 months ago
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆20Nov 12, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆29Jul 17, 2023Updated 3 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 6 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆67Oct 9, 2024Updated last year
- An Open-Source Tool for CGRA Accelerators☆84Mar 30, 2026Updated 3 months ago
- Zeonica is a simulator for CGRA and Wafer-Scale Accelerators.☆21Jun 29, 2026Updated 3 weeks ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Aug 16, 2022Updated 3 years ago
- DRA+RISC-V Exploration Framework☆24Jan 8, 2024Updated 2 years ago
- ☆15Mar 17, 2026Updated 4 months ago
- MLIR-based Compiler for CGRA SoC☆17Updated this week
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Domain-Specific Architecture Generator 2☆26Oct 2, 2022Updated 3 years ago
- CGRA Compilation Framework☆92Jul 15, 2023Updated 3 years ago
- An MLIR-based compiler from C/C++ to AMD-Xilinx Versal AIE☆17Aug 5, 2022Updated 3 years ago
- A dataflow compiler☆32Updated this week
- Lightweight Neural Architecture Search for Temporal Convolutional Networks at the Edge☆10Mar 6, 2023Updated 3 years ago
- ☆18Apr 23, 2025Updated last year
- CGRA framework with vectorization support.☆50Updated this week
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- Heron: Automatically Constrained High-Performance Library Generation for Deep Learning Accelerators☆23Jan 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆14Dec 7, 2023Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆162Jun 17, 2026Updated last month
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆176Mar 4, 2026Updated 4 months ago
- ☆13Aug 1, 2024Updated last year
- An integrated CGRA design framework☆93Mar 18, 2025Updated last year
- Infrared based vein finder.☆12Oct 9, 2018Updated 7 years ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆41Oct 31, 2022Updated 3 years ago
- OpenMP front-end based on LLVM for CGRAs☆10Oct 2, 2022Updated 3 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆125Jun 18, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HierCGRA: An Open-Source Framework for Large-Scale CGRA with Hierarchical Modeling and Automated Exploration☆14Mar 6, 2023Updated 3 years ago
- Systolic Three Matrix Multiplier for Graph Convolutional Networks using High Level Synthesis☆24Jul 29, 2022Updated 3 years ago
- ☆12May 3, 2025Updated last year
- A co-simulation framework for chiplet-based systems executing DNN models.☆17Feb 16, 2026Updated 5 months ago
- ☆35Jul 13, 2026Updated last week
- Project repo for the POSH on-chip network generator☆53Mar 18, 2025Updated last year
- RISC-V-based many-core neuromorphic architecture☆18Updated this week