ecolab-nus / Morpher_CGRA_Mapper
☆15Updated 2 months ago
Related projects ⓘ
Alternatives and complementary repositories for Morpher_CGRA_Mapper
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆13Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆34Updated 4 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆56Updated last month
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆46Updated 4 months ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆36Updated 6 months ago
- CGRA framework with vectorization support.☆19Updated this week
- ☆84Updated 9 months ago
- ☆37Updated 4 months ago
- Dataset for ML-guided Accelerator Design☆31Updated this week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆80Updated last month
- EQueue Dialect☆39Updated 2 years ago
- ACM TODAES Best Paper Award, 2022☆24Updated last year
- A graph linear algebra overlay☆49Updated last year
- ☆37Updated 8 months ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- ☆23Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- ☆15Updated 2 years ago
- ☆51Updated 10 months ago
- ☆87Updated 8 months ago
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆13Updated 5 months ago
- The Chronos FPGA Framework to accelerate ordered applications☆21Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago