ecolab-nus / Morpher_CGRA_MapperLinks
☆16Updated last month
Alternatives and similar repositories for Morpher_CGRA_Mapper
Users that are interested in Morpher_CGRA_Mapper are comparing it to the libraries listed below
Sorting:
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 7 months ago
- A portable framework to map DFG (dataflow graph, representing an application) on spatial accelerators.☆36Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 weeks ago
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- A fast, accurate trace-based simulator for High-Level Synthesis.☆46Updated 2 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆11Updated 4 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆44Updated last week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆72Updated 3 weeks ago
- ☆15Updated 2 years ago
- agile hardware-software co-design☆47Updated 3 years ago
- CGRA Compilation Framework☆83Updated last year
- The programming runtime and interfaces for ARENA.☆14Updated 3 years ago
- ☆53Updated 2 months ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆35Updated 4 years ago
- A list of our chiplet simulaters☆32Updated 2 months ago
- ☆91Updated last year
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- EQueue Dialect☆40Updated 3 years ago
- A graph linear algebra overlay☆51Updated 2 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- ☆59Updated last week
- ☆86Updated last year
- ☆58Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year