ecolab-nus / Morpher_CGRA_MapperLinks
☆18Updated 7 months ago
Alternatives and similar repositories for Morpher_CGRA_Mapper
Users that are interested in Morpher_CGRA_Mapper are comparing it to the libraries listed below
Sorting:
- An Open-Source Tool for CGRA Accelerators☆26Updated 3 months ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆79Updated 3 months ago
- An integrated CGRA design framework☆91Updated 9 months ago
- CGRA Compilation Framework☆89Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- ☆60Updated 8 months ago
- A list of our chiplet simulaters☆44Updated 5 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- The open-sourced version of BOOM-Explorer☆46Updated 2 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆73Updated 8 months ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆148Updated this week
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆73Updated last year
- ☆53Updated 5 months ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆83Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- HISIM introduces a suite of analytical models at the system level to speed up performance prediction for AI models, covering logic-on-log…☆57Updated 9 months ago
- Release of stream-specialization software/hardware stack.☆120Updated 2 years ago
- ☆108Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆60Updated 2 years ago
- ☆14Updated 2 years ago
- RTL implementation of Flex-DPE.☆115Updated 5 years ago
- ☆32Updated last year